

Silicon General Purpose x5 NPN Transistor array in SOIC-14

Description

The SiS3046M consists of five general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair. The transistors are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits however; in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching. The SiS3046M is a direct electrical & mechanical replacement for the obsolete National Semiconductor LM3046M.

Features:

- Two matched transistors:
 - V_{BE} Match ±5mA
 - I_{IO} Match 2µA (Max).
- Low Noise Figure 3.2dB (Typ) at 1kHz
- Operation From DC to 120MHz
- Wide Operating Current Range
- Full Military Temperature Range.

Ordering Information

The following part suffixes apply:

SiS3046M - 14 Lead Plastic SOIC - RoHS compliant

Applications:

- Three Isolated Transistors and One Differentially Connected Transistor Pair for Low Power Applications at Frequencies from DC Through the VHF Range
- Custom Designed Differential Amplifiers
- Temperature Compensated Amplifiers.


Absolute Maximum Ratings

PARAMETER SYMBOL VALUE UNIT Collector-to-Emitter Voltage VCEO 15 V V Collector-to-Base Voltage V_{CBO} 20 Collector-to-Substrate Voltage (Note 1) Vcio 20 V 5 V Emitter-to-Base Voltage V_{FBO} **Collector Current** 50 $I_{\rm C}$ mΑ Maximum Power Dissipation (Any one transistor) 300 mW P_D °C **Operating Temperature Range** -55 to 125 °C Maximum Junction Temperature T_J 175



Rev 1.1 20/10/17







DC Electrical Characteristica

Rev 1.1 20/10/17

DC Electrical Characteristics $T_A = 25^{\circ}C$ unless otherwise stated 207								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Collector to Base Breakdown Voltage	V _{(BR)CBO}	$I_{\rm C} = 10 \mu A, I_{\rm E} = 0$		20	60	-	V	
Collector to Emitter Breakdown Voltage	V _{(BR)CEO}	$I_{\rm C} = 1 {\rm mA}, I_{\rm B} = 0$		15	24	-	V	
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{\rm C} = 10 \mu {\rm A}, \ I_{\rm CI} = 0$		20	60	-	V	
Emitter to Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μA, I _C = 0		5	7	-	V	
Collector Cutoff Current	I _{CBO}	V _{CB} = 10V, I _E = 0		-	0.002	40	nA	
Collector Cutoff Current (Figure 2)	I _{CEO}	V _{CE} = 10V, I _B = 0		-	FIG 2	0.5	μA	
Forward Current Transfer Ratio (Static Beta) (Note 3) (Figure 3)	h _{FE}	V _{CE} =3V	I _C = 10mA	-	100	-	-	
			$I_{\rm C} = 1 {\rm mA}$	40	100	-	-	
			I _C = 10μΑ	-	54	-	-	
Input Offset Current for Matched Pair Q1 and Q2. (Note 2) (Figure 4)	I _{IO1} - I _{IO2}	$V_{CE} = 3V, I_C = 1mA$		-	0.3	2	μΑ	
Base-to-Emitter Voltage (Note 2)	V _{BE}	V _{CE} = 3V	I _E = 1mA	-	0.715	-	V	
Figure 5)			I _E =10mA	-	0.800	-		
Magnitude of Input Offset Voltage for Differential Pair (Note 2) (Figures 5, 7)	V _{BE1} - V _{BE2}	V _{CE} = 3V, I _C = 1mA		-	0.45	5	mV	
Magnitude of Input Offset Voltage for Isolated Transistors. (Note 2) (Figures 5, 7)	V _{BE3} - V _{BE4} V _{BE4} - V _{BE5} V _{BE5} - V _{BE3}	V _{CE} = 3V, I _C = 1mA		-	0.45	5	mV	
Temperature Coefficient of Base-to- Emitter Voltage (Figure 6)	$\frac{\Delta V_{BE}}{\Delta T}$	$V_{CE} = 3V, I_C = 1mA$		-	-1.9	-	mV/°C	
Collector-to-Emitter Saturation Voltage	V _{CES}	I _B = 1mA, I _C = 10mA		-	0.23	-	V	
Temperature Coefficient: Magnitude of Input Offset Voltage (Figure 7)	<u> ΔV_{IO} </u> ΔT	V _{CE} = 3\	/, I _C = 1mA	-	1.1	-	µV/°C	

Dynamic Electrical Characteristics T_A = 25°C unless otherwise stated

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS		
Low Frequency Noise Figure (Figure 9)	NF		-	3.25	-	dB		
Low Frequency, Small Signal Equivalent Circuit Characteristics								
Forward Current Transfer Ratio (Figure 11)	h _{FE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	110	-	-		
Short Circuit Input Impedance (Figure 11)	h _{IE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	3.5	-	kΩ		
Open Circuit Output Impedance (Figure 11)	h _{OE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	15.6	-	µmho		
Open Circuit Reverse Voltage Transfer Ratio (Figure 11)	h _{RE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_{C} = 1\text{mA}$	-	1.8 x 10 ⁻⁴	-	-		





Rev 1.1

Dynamic Electrical Characteristics continued T_A = 25°C unless otherwise stated 20/10/17

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS		
Admittance Characteristics								
Forward Transfer Admittance (Figure 12)	Y _{FE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	31 - j1.5	-	-		
Input Admittance (Figure 13)	Y _{IE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	0.3 + j0.04	-	-		
Output Admittance (Figure 14)	Y _{OE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	0.001+j0.03	-	-		
Reverse Transfer Admittance (Figure 15)	Y _{RE}	$f = 1 \text{ kHz}$ $V_{CE} = 3V, I_C = 1\text{mA}$	-	Fig 14	-	-		
Gain Bandwidth Product (Figure 16)	f _T	V_{CE} = 3V, I_C = 1mA	300	550	-	MHz		
Emitter-to-Base Capacitance	C _{EB}	V _{EB} = 3V, I _E = 0	-	0.6	-	pF		
Collector-to-Base Capacitance	C _{CB}	$V_{CB} = 3V, I_{C} = 0$	-	0.58	-	pF		
Collector-to-Substrate Capacitance	C _{CI}	$V_{CS} = 3V, I_{C} = 0$	-	2.8	-	pF		

Notes: **1.** Each transistor collector is isolated from the substrate by an integral diode. The substrate (Pin 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors & normal transistor action. **2.** Actual forcing current is via the emitter for this test.

Typical Performance Characteristics








FIGURE 1. Base-To-Collector Current vs Temperature











Typical Performance Characteristics (Continued)

Rev 1.1 20/10/17






FIGURE 5. Static Base-to-Emitter Voltage characteristics and Input Offset Voltage for differential pair and paired isolated transistors vs Emitter Current








FIGURE 9. Noise Figure vs Collector Current




FIGURE 6. Base-to-Emitter Voltage characteristic vs Temperature for each transistor.






FIGURE 8. Noise Figure vs Collector Current







Typical Performance Characteristics (Continued)




FIGURE 11. Normalized Forward Current Transfer ratio, Short Circuit Input Impedance, Open Circuit Output Impedance, And Open Circuit Reverse Voltage Transfer Ratio vs Collector Current






FIGURE 13. Input Admittance vs Frequency








FIGURE 12. Forward Transfer Admittance vs Frequency




FIGURE 14. Output Admittance vs Frequency




FIGURE 16. Typical Gain Bandwidth Product vs Collector Current



Rev 1.1 20/10/17

Rev 1.1 20/10/17 SOIC 14 - Package Dimensions and Footprint 8.65 🛆 0.10 C A-B 2X A 3 6 DETAIL"A" 0.22±0.03 D 14 6.0 3.9 4 0.10 C D 2X 🛆 0.20 C 2X PIN NO.1 (0.35) x 45° $4^{\circ} \pm 4^{\circ}$ <u>/</u>5 0.31-0.51 **B** 3 6 + 0.25M C A-B D TOP VIEW // 0.10 C 1.75 MAX Н 1.25 MIN 0 25 GAUGE PLANE 0.10-0.25 1.27 DETAIL "A' SIDE VIEW (1.27)(0.6) NOTES: 1. Dimensions are in millimeters. Dimensions in () for Reference Only. 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994. 3. Datums A and B to be determined at Datum H. (5.40) 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side. 5. The pin #1 indentifier may be either a mold or mark feature. 6. Does not include dambar protrusion. Allowable dambar protrusion (1.50) shall be 0.10mm total in excess of lead width at maximum condition. 7. Reference to JEDEC MS-012-AB. TYPICAL RECOMMENDED LAND PATTERN

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

