

#### 4A Sink / Source Current, 10ns, Dual MOSFET Driver in bare die form

Rev 1.0 29/01/20

## Description

The SiS17601 dual high-speed MOSFET driver sinks / sources up to 4A and finds use in high-frequency circuits due to fast switching time with low propagation delay. Each channel is controlled via non-inverting TTL logic input and enable pins. This device benefits from low input capacitance and drives capacitive load at high speed. Bare die form suits implementation within magnetic environments and in high integration / small size applications.

Applications:

- Power-Supply Modules
- SMPS Power Supplies
- DC-DC Conversion
- Motor Control.

## **Ordering Information**

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below. www.siliconsupplies.com/quality/bare-die-lot-qualification

## Supply Formats:

- Default Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 480µm(19 Mils) On request
- Assembled into PDIP or SOIC Package On request

## Features:

- Wide single-supply voltage range +4V to +14V
- Input voltage spike protection up to +14V
- Up to 4A peak output current (Sink/Source)
- High speed: 5ns/5ns t<sub>r</sub>/t<sub>f</sub> typical at 1nF load
- Propagation delay matched between channels
- Low input capacitance: 10pF (typ)
- Thermal shutdown
- Committed long term support with no die mask changes
- Military temperature range.

## Die Dimensions in µm (mils)



## **Mechanical Specification**

Die Size (Un-sawn)	2080 x 2130 82 x 84	µm mils	
Minimum Bond Pad Size	112 x 112 4.40 x 4.40	µm mils	
Die Thickness	480 (±20) 19 (±0.79)	µm mils	
Top Metal Composition	sition Al 1%Si 1.1µm		
Back Metal Composition	N/A – Bare Si		





## Pad Layout and Functions



## **Typical Circuit**

## Pad Descriptions



PADS	SYMBOL	DESCRIPTION
1	EN A	Enable Input for Driver A. Internally pulled to $V_{CC}$ through a 100k $\Omega$ resistor. Leave unconnected for always-on operation. Connect to GND for disabling the corresponding channel.
2	IN A	Logic Input for Channel A
3, 4, 5	GND	Ground
6	IN B	Logic Input for Channel B
7, 8	OUT B	Channel B Driver Output. Sources and sinks current for channel B to turn the external MOSFET at OUT B on or off.
9, 10	Vcc	Power-Supply Input. Bypass to GND with one or more low ESR 0.1µF ceramic capacitors.
11, 12	OUT A	Channel A Driver Output. Sources and sinks current for channel A to turn the external MOSFET at OUTA on or off.
13	EN B	Enable Input for Driver B. Internally pulled to $V_{cc}$ through a 100k $\Omega$ resistor. Leave unconnected for always-on operation. Connect to GND for disabling the corresponding channel.



**Rev 1.0** 





## Functional Block Diagram

Rev 1.0 29/01/20



### **Truth Table**

INPUTS				ОШТ	элге		
EN	ABLE	LO	GIC	OUTFOIL			
Α	В	Α	В	Α	В		
Н	Н	Н	Н	Н	Н		
Н	Н	Н	L	Н	L		
Н	Н	L	Н	L	Н		
Η	Н	L	L	L	L		
L	L	Х	Х	LL			





#### Rev 1.0 29/01/20

## Absolute Maximum Ratings<sup>1</sup> (Voltages referenced to GND unless otherwise stated)

	•	-	
PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.3 to +16	V
Input Voltages IN A, IN B, EN A, EN B	V <sub>IN</sub>	-0.3 to +16	V
Output Voltages OUT A, OUT B	V <sub>OUT</sub>	-0.3 to +16	V
Storage Temperature	T <sub>STG</sub>	-65 to +150	C°
Operating Junction Temperature	TJ	-55 to 125	C°
Power Dissipation <sup>2</sup>	PD	588	mW

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.

2. Measured in SO package, results in die form are dependent on die attach and assembly method. See also Power Dissipation characteristics.

#### Recommended Operating Conditions (Voltages referenced to GND unless otherwise stated)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Operating Temperature	TJ	-55	+125	°C
DC Supply Voltage	V <sub>CC</sub>	+4	+14	V
High-Level Logic Input Voltage	V <sub>IH</sub>	2.1	-	V
Low-Level Logic Input Voltage	V <sub>IL</sub>	-	0.8	V

### **Electrical Characteristics**

 $V_{CC}$  = 12V,  $C_L$  = 0F,  $T_J$  = -55 to +125°C unless otherwise noted

	SVMBOI	CONDI	CONDITIONS		LIMITS		
FARAIVIETER	STIVIDOL	CONDITIONS		MIN	TYP	MAX	
POWER SUPPY (V <sub>CC</sub> )							
Operating Range	V <sub>cc</sub>	-	-	4	-	14	V
Undervoltage Lockout	UVLO	V <sub>CC</sub> r	ising	3	3.5	3.85	V
UVLO Hysteresis	UVLO			-	200	-	mV
UVLO to OUT Delay	UVLO	V <sub>CC</sub> rising		-	120	-	μs
	I <sub>CC_Q</sub>	Not switching, $V_{CC}$ = 14V		-	1	2	mA
Supply Current	I <sub>cc_sw</sub>	$V_{CC}$ = 4.5V, $C_L$ = 1nF, both channels switching at 1MHz		-	10	12	mA
DRIVER OUTPUT (SOU	JRCE / SINK	(OUT A, OUT	В)				
Peak Output Current	I <sub>PK-P</sub> SOURCE	SOURCE	V <sub>CC</sub> = 14V,	-	4	-	Δ
	I <sub>PK-N</sub>	SINK C <sub>L</sub> = 10nF		-	4	-	
Driver Output	R <sub>ON-P</sub>	V <sub>CC</sub> = 14V, I <sub>OUT</sub> = 100mA V <sub>CC</sub> = 4V, I <sub>OUT</sub> = 100mA		-	0.70	0.94	_
Resistance, Pulling Up				-	0.88	1.21	Ω





### **Electrical Characteristics continued**

Rev 1.0 29/01/20

 $V_{CC}$  = 12V,  $C_L$  = 0F,  $T_J$  = -55 to +125°C unless otherwise noted

DADAMETED	SYMBOL	CONDITIONS		LIMITS					
FARAWETER	STMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
DRIVER OUTPUT (SOURCE / SINK) (OUT A, OUT B)									
Driver Output Resistance Rown		V <sub>CC</sub> = 14V, I <sub>OUT</sub> = -100mA	-	0.70	1.00	0			
Pulling Down	NON-N	$V_{CC} = 4V, I_{OUT} = -100mA$	-	0.80	1.10	52			
POWER DISSIPATION CALCULATIONS									
		P = D x R <sub>o</sub>	N (MAX) X ILO	ap <sup>2</sup> per chanr	nel				
resistive load	PD	D = fractional time period output high, I <sub>LOAD</sub> is ou	: pulls high, itput load c	R <sub>ON</sub> = pull-u urrent of the	p resistance device	with output			
Capacitive load		$P = C_{LOAD} x$	$(V_{DD})^2 \times FF$	EQ per char	nnel				
		$C_{LOAD}$ = capacitive load, $V_{DD}$ is the	ne supply v	oltage, FREC	ວ is switching	g frequency			
LOGIC & ENABLE INP	UTS (IN A, IN	B, OUT A, OUT B)							
PARAMETER	SYMBOL	CONDITIONS		LIMITS					
	OTMOOL	CONDITIONS	MIN	TYP	MAX	UNITS			
LOGIC & ENABLE INP	UTS (IN A, IN	B, OUT A, OUT B)							
Minimum High-Level Input Voltage	V <sub>IH</sub>	-	2.1	-	-	V			
Maximum Low-Level Input Voltage	V <sub>IL</sub>	-	-	-	0.8	V			
Hysteresis Voltage	V <sub>H</sub>	-	-	0.34	-	V			
Logic Input Leakage Current	IL.	$V_{IN A} = V_{IN B} = 0V \text{ or } V_{CC}$	-1	0.02	1	μA			
Logic Input Capacitance	C <sub>IN</sub>	-	-	10	-	pF			
Enable Pullup Resistor to $V_{CC}$	R <sub>pu</sub>		50	100	200	kΩ			
Propagation Delay,	<b>f</b> .	Enable Rising	-	7	-	ne			
Enable to Output	•pd	Enable Falling	-	7	-	115			
SWITCHING CHARAC	TERISTICS (\	/ <sub>CC</sub> = 14V)							
	t <sub>R</sub>	C <sub>L</sub> = 1nF	-	6	-				
Output A or B, Rise Time		t <sub>R</sub>	C <sub>L</sub> = 4.7pF	-	20	-	ns		
		C <sub>L</sub> = 10nF	-	40	-				
		C <sub>L</sub> = 1nF	-	6	-				
Fall Time	t <sub>F</sub>	t <sub>F</sub> C <sub>L</sub> = 4.7pF		16	-	ns			
		C <sub>L</sub> = 10nF	-	25	-				
Turn-On Delay Time	t <sub>ON</sub>	t <sub>ON</sub> C <sub>L</sub> = 1nF - 12 -		-	ns				
Turn-Off Delay Time	t <sub>OFF</sub>	C <sub>L</sub> = 1nF	-	12	-				





## **Electrical Characteristics continued**

Rev 1.0 29/01/209

 $V_{CC}$  = 12V,  $C_L$  = 0F,  $T_J$  = -55 to +125°C unless otherwise noted

DADAMETED	SYMBOL	CONDITIONS	LIMITS					
	STWBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
SWITCHING CHARACTERISTICS ( $V_{CC}$ = 4.5V)								
		C <sub>L</sub> = 1nF	-	5	-			
Rise Time	t <sub>R</sub>	C <sub>L</sub> = 4.7pF	-	15	-	ns		
		C <sub>L</sub> = 10nF	-	28	-			
	t <sub>F</sub>	C <sub>L</sub> = 1nF	-	5	-			
Eall Time		C <sub>L</sub> = 4.7pF	-	10	-	ns		
		C <sub>L</sub> = 10nF	-	18	-			
Turn-On Delay Time	t <sub>ON</sub>	C <sub>L</sub> = 1nF	-	12	-	ns		
Turn-Off Delay Time	t <sub>OFF</sub>	C <sub>L</sub> = 1nF	-	12	-	ns		
MATCHING CHARACTERISTICS ( $V_{CC}$ = 4.5V)								
Matching Propagation Delays,A & B	-	$V_{CC} = 14V, C_{L} = 10nF$	-	8	-	ns		

## **Typical Electrical Characteristics**

 $C_L$  = 1nF,  $T_J$  = 25°C unless otherwise noted











## Typical Electrical Characteristics continued

Rev 1.0 29/01/20

 $C_L$  = 1nF,  $T_J$  = 25°C unless otherwise noted



### Switching Waveform







## **Application Notes**

Rev 1.0 29/01/20

#### Supply Bypassing, Device Grounding, and Placement requirements

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the  $V_{CC}$  pin can approach 4A, while at the GND pin, the peak current can approach 4A.  $V_{DD}$  drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the inverting input is used and the input slew rate is low. The device driving the input should be referenced to the devices' GND pin, especially when the inverting input is used. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the V<sub>CC</sub>, OUT\_, and/or GND paths can cause oscillations due to the very high di/dt that results when the devices are switched with any capacitive load. A 2.2µF or larger value ceramic capacitor is recommended, bypassing V<sub>CC</sub> to GND and placed as close as possible to the pins. When driving very large loads (e.g., 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the devices as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

#### Undervoltage Lockout (UVLO)

When  $V_{CC}$  is below the UVLO threshold, the output stage n-channel device is on and the p-channel is off, independent of the state of the inputs. This holds the outputs low. The UVLO is typically 3.6V with 200mV typical hysteresis to avoid chattering. A typical falling delay of 2Fs makes the UVLO immune to narrow negative transients in noisy environments.

#### **Driver Outputs**

The devices feature 4A peak sourcing/sinking capabilities to provide fast rise and fall times of the MOSFET gate. Add a resistor in series with OUT\_ to slow the corresponding rise/fall time of the MOSFET gate.

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

