

#### Hex Schmitt Trigger Inverter in Plastic Dual-In-Line Package (PDIP)

# Description

The MM74C14N Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N-channel and P-channel enhancement transistors. The positive and negative going threshold voltages, V<sub>T+</sub> and V<sub>T-</sub>, show low variation with respect to temperature (typ.  $0.0005V/^{\circ}C$  at V<sub>CC</sub> = 10V), and hysteresis, V<sub>T+</sub> - V<sub>T-</sub> ≥ 0.2 V<sub>CC</sub> is guaranteed. All inputs are protected from damage due to static discharge by diode clamps to V<sub>CC</sub> and GND.

# Ordering Information

The following part suffixes apply:

MM74C14N - 14 Lead Plastic Dual-In-Line Package

### **Function Table**

	OUTPUT Y
L	H L

# Features:

Wide supply voltage range: 3V to 15V

**Rev 1.0** 

17/02/2023

- High noise immunity: 0.70 V<sub>CC</sub> (typ.)
- Low power TTL compatibility:
  - 0.40 V<sub>CC</sub> (typ.)
    - $\circ$  0.20 V<sub>CC</sub> (guaranteed)
  - Hysteresis:
    - o 0.40 V<sub>CC</sub> (typ.)
    - $\circ$  0.20 V<sub>CC</sub> (guaranteed).

### Schematic & Connection Diagram



### Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
Voltage at any input pin	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Voltage at any output pin	V <sub>OUT</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Operating V <sub>cc</sub> range	V <sub>CC</sub>	3 to 15	V
Absolute maximum V <sub>CC</sub>	V <sub>CC(MAX)</sub>	18	V
Maximum Power Dissipation	PD	700	mW
Operating Temperature Range	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature (Soldering, 10 seconds)	TL	260	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.





#### Rev 1.0 17/02/2023

DARAMETED	SYMBOL		MIN	TVD	ΜΛΥ	
	STIVIDUL		IVIIIN		IVIAA	
		$\sqrt{1-5}$	30	36	12	V
Positive Going Threshold Voltage Negative Going Threshold Voltage Hysteresis	¥-	$V_{\rm CC} = 5V$	5.0 6.0	5.0	4.5	
	V T+	$V_{\rm CC} = 10V$	0.0	0.0	0.0	
		$V_{\rm CC} = 15V$	9.0	10.0	12.9	
	¥-	$V_{\rm CC} = 5V$	0.7	1.4	2.0	
	V T-	$V_{\rm CC} = 10V$	1.4	5.2	4.0	
		$V_{\rm CC} = 15V$	2.1	5.0	0.0	
	V V-	$V_{\rm CC} = 5V$	1.0	2.2	3.0	
	V <sub>T+</sub> - V <sub>T-</sub>	$V_{\rm CC} = 10V$	2.0	3.0	1.Z	
		$V_{\rm CC} = 15V$	3.0	5.0	10.8	
Logical "1" Output Voltage	V <sub>OUT(1)</sub>	$V_{CC} = 5V, I_0 = -10\mu A$	4.5	-	-	
		$v_{cc} = 10V, I_0 = -10\mu A$	9.0	-	-	
Logical "0" Output Voltage	V <sub>OUT(0)</sub>	$V_{CC} = 5V, I_0 = 10\mu A$	-	-	0.5	
La sia al "d" la sut Oursant		$V_{CC} = 10V, I_0 = 10\mu A$	-	-	1.0	
	I <sub>IN(1)</sub>	$V_{CC} = 15V, V_{IN} = 15V$	-	0.005	1.0	μΑ
	I <sub>IN(0)</sub>	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005	-	μΑ
Supply Current		$V_{CC} = 15V, V_{IN} = 0V/15V$	-	0.05	15	μΑ
Supply Current <sup>2</sup>		$V_{CC} = 5V, V_{IN} = 2.5V$	-	20	-	μΑ
	I <sub>CC</sub>	$V_{\rm CC} = 10V, V_{\rm IN} = 5V$	-	200	-	μΑ
		$V_{\rm CC}$ = 15V, $V_{\rm IN}$ = 7.5V	-	600	-	μΑ
CMOS/LPTTL INTERFACE						
Logical "1" Input Voltage	V <sub>IN(1)</sub>	$V_{\rm CC} = 5V$	4.3	-	-	V
Logical "0" Input Voltage	V <sub>IN(0)</sub>	$V_{\rm CC} = 5V$	-	-	0.7	V
Logical "1" Output Voltage	V <sub>OUT(1)</sub>	V <sub>CC</sub> = 4.75V,I <sub>O</sub> = -360µA	2.4	-	-	V
Logical "0" Output Voltage	V <sub>OUT(0)</sub>	V <sub>CC</sub> =4.75V, I <sub>O</sub> = 360µA	-	-	0.4	V
OUTPUT DRIVE CURRENT $T_A = 25^{\circ}C$						
Output Source Current		$V_{\rm CC}$ = 5V, $V_{\rm OUT}$ = 0V	-1.75	-3.3	-	mA
(P-Channel)	ISOURCE	$V_{CC}$ = 10V, $V_{OUT}$ = 0V	-8.0	-15	-	mA
Output Source Current		$V_{CC}$ = 5V, $V_{OUT}$ = $V_{CC}$	1.75	3.6	-	mA
(N-Ċhannel)	ISINK	$V_{\rm CC}$ = 10V, $V_{\rm OUT}$ = $V_{\rm CC}$	8.0	16	-	mA
DYNAMIC ELECTRICAL CHARACTER	$ STICS^3 T_A = 25$	°C, C <sub>L</sub> = 50pF unless oth	erwise	stated		
Propagation Delay	t <sub>PD0</sub>	$V_{\rm CC} = 5V$	-	220	400	ns
from Input to Output	t <sub>PD1</sub>	V <sub>CC</sub> = 10V	-	80	200	ns
Input Capacitance	C <sub>IN</sub>	Any Input	-	5.0	-	pF
Power Dissipation Canacitance <sup>4</sup>	Cipp	Per Gate	_	20	_	nF

2. Only one of the six inputs is at  $\frac{1}{2}$  V<sub>CC</sub>; the others are either at V<sub>CC</sub> or GND. 3. Not production tested in die form, characterized by chip design. 4. Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.





# **Typical Characteristics**

Rev 1.0 17/02/2023



Figure 1 – Transfer Characteristics



Figure 2 – Guaranteed Trip Point Range







# 14 Lead Plastic DIP - Package Dimensions and Footprint

Rev 1.0 16/07/2021





PKG. DIMENSIONS(MM)			
SYMBOL	Min	Max	
A	3.71	4.31	
A1	0.51		
A2	3.20	3.60	
В	0.38	0.57	
B1	1.52 BSC		
с	0.20	0.36	
D	18.80	19.20	
E	6.20	6.60	
E1	7.32	7.92	
е	2.54 BSC		
L	3.00	3.60	
E2	8.40	9.00	

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

