

Triple 3-Input NOR Gate in bare die form

Rev 1.0 22/04/19

Description

The 74HC27 triple 3-Input NOR Gate is fabricated on a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device contains three independent 3-input NOR gates performing Boolean function Y = $(\overline{A} + \overline{B} + \overline{C})$ or Y = $\overline{A} \cdot \overline{B} \cdot \overline{C}$ in positive logic. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

Features:

Output Drive Capability: 10 LSTTL Loads

■ Low Input Current: 1µA

Outputs directly interface CMOS, NMOS and TTL

Operating Voltage Range: 2V to 6V

Function compatible with 54LS27

High Noise Immunity CMOS process.

Ordering Information


The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product please see

54HC27

Die Dimensions in µm (mils)



Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Mechanical Specification


Die Size (Unsawn)	1270 x 1320 50 x 51	μm mils
Minimum Bond Pad Size	108 x 108 4.25 x 4.25	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






Rev 1.0 22/04/19


Pad Layout and Functions




PAD	FUNCTION	COORDINA	ATES (mm)					
ו אט	TONOTION	X	Υ					
1	1A	0.129	0.442					
2	1B	0.132	0.124					
3	2A	0.433	0.133					
4	2B	0.751	0.133					
5	2C	1.017	0.148					
6	2Y 1.047		0.392					
7	GND 1.047		0.561					
8	3Y 1.047		0.828					
9	3A	1.017	1.073					
10	3B	0.751	1.088					
11	3C	0.433	1.088					
12	1Y	0.262	1.095					
13	1C	0.128	0.838					
14	V _{CC}	0.129	0.606					
CON	CONNECT CHIP BACK TO V _{CC} OR FLOAT							

Logic Diagram







Truth Table

I	NPUTS	OUTPUT	
Α	В	С	Υ
Н	Х	X	L
X	Н	X	L
X	X	Н	L
L	L	L	Н

H = High level (steady state)
L = Low level (steady state)
X = don't care





Rev 1.0 22/04/19

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-1.5 to V _{CC} +1.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±25	mA
DC Supply Current, V _{CC} or GND	I _{CC}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETER	SYMBOL		MIN	MAX	UNITS
Supply Voltage	V _{CC}		2	6	V
DC Input or Output Voltage	V_{IN} , V_{OUT}		0	V _{CC}	V
Operating Temperature Range	TJ		-40	+85	°C
Input Rise or Fall Times	t _r , t _f	V _{CC} = 2V	0	1000	
		V _{CC} = 4.5V	0	500	ns
		V _{CC} = 6.0V	0	400	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	Voc	V _{cc} CONDITIONS	LIMITS			UNITS
		• 66		25°C	85°C	FULL RANGE⁴	Julia
Minimum High-Level Input Voltage		2.0V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$ $\left I_{OUT} \right \le 20\mu\text{A}$	1.5	1.5	1.5	V
	V _{IH}	4.5V		3.15	3.15	3.15	
		6.0V		4.2	4.2	4.2	
Maximum Low-Level Input Voltage		2.0V	V _{OUT} = 0.1V or	0.3	0.3	0.3	
	V _{IL} 4.5V	4.5V	V_{CC} -0.1V	0.9	0.9	0.9	V
		6.0V	I _{OUT} ≤ 20μA	1.2	1.2	1.2	

^{4.} -40°C ≤ T_J ≤ +85°C





Rev 1.0 22/04/19

DC Electrical Characteristics Continued (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIM	ITS	UNITS
TANAMILILIX	STWIDOL	Tet Sontainons	25°C	85°C	FULL RANGE⁴	J. C.	
Minimum High-Level Output Voltage		2.0V	\\ -\\ or\\	1.9	1.9	1.9	
		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	4.4	4.4	4.4	
	.,	6.0V	1.0011 = = 0 1.001	5.9	5.9	5.9	
	V _{OH}	4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	3.98	3.84	3.84	V
		6.0V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	5.48	5.34	5.34	
	V _{OL}	2.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$	0.1	0.1	0.1	
		4.5V		0.1	0.1	0.1	
Maximum Low-Level		6.0V		0.1	0.1	0.1	
Output Voltage		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	0.26	0.33	0.33	V
		6.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	0.26	0.33	0.33	
Maximum Input Leakage Current	I _{IN}	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μА
Maximum Quiescent Supply Leakage Current	Icc	6.0V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	2	20	20	μА

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	CONDITIONS			UNITS				
	OTHIBOL	OTHIDOL VCC	CONDITIONS	25°C	85°C	FULL RANGE⁴	Oitilo				
Maximum Propagation		2.0V		90	115	115					
Delay, Input A, B or C to Output Y	t _{PLH} , t _{PHL}	4.5V 6.0V	$C_L = 50pF,$ $t_f = t_f = 6ns$	18	23	23	ns				
(Figure 1,2)			6.0V	6.0V	6.0V	6.0V		t _r - t _f - 0115	15	20	20
Maximum Output Rise	t _{TLH} , t _{THL} 4	t _{TLH,} t _{THL} 2.0V 4.5V 6.0V		75	95	95					
and Fall Time,			$C_L = 50pF,$ $t_c = t_f = 6ns$	15	19	19	ns				
Any Output (Figure 1,2)			6.0V	t _r - t _f - 0115	13	16	16				

^{5.} Not production tested in die form, characterized by chip design and tested in package.





AC Electrical Characteristics Continued⁵

Rev 1.0 22/04/19

PARAMETER	SYMBOL V _{cc}		V _{cc} CONDITIONS		LIM	ITS	UNITS
TANAMETER	01111202 1CC	25°C		85°C	FULL RANGE⁴	50	
Maximum Input Capacitance	C _{IN}	-	-	10	10	10	pF
Power Dissipation Capacitance Per Gate ⁶	C _{PD}	-	$T_J = 25^{\circ}C,$ $V_{CC} = 5.0V$		TYPI		pF


^{6.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Switching Waveform

INPUT A, B, OR C 10% tPLH tPHL tPHL 90% tTLH tTHL

Figure 1 – Propagation Delay & Output Transition Time

Test Circuit



^{*} Includes all probe and jig capacitance

Figure 2

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

