



# High Speed CMOS Logic – 74HC164

## 8-Bit Serial-Input / Parallel-Output Shift Register in bare die form

Rev 1.0  
24/11/17

### Description

The 74HC164 is fabricated using a 2.5µm 5V CMOS process and has the same high speed performance of LSTTL combined with CMOS low power consumption. The device consists of x2 serial data inputs, A and B, provided so that one input can be used as a data enable. Data is entered on each rising edge of the clock. A LOW on the master reset input ( $\overline{CLR}$ ) clears the register, forcing all outputs LOW, independent of other inputs. Inputs are compatible with standard CMOS outputs and LSTTL via use of pull-up resistors. All inputs are equipped with protection circuits against static discharge & transient excess voltage.

### Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 74LS164
- Full Military Temperature Range.

### Ordering Information


The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product please see

[54HC164](#)

### Die Dimensions in µm (mils)



### Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

### Mechanical Specification

Die Size (Unsawn)	1060 x 1370 41 x 54	µm mils
Minimum Bond Pad Size	100 x 100 3.94 x 3.94	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






# High Speed CMOS Logic – 74HC164

Rev 1.0  
24/11/17

## Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	A	0.117	0.439
2	B	0.124	0.115
3	Q <sub>A</sub>	0.3195	0.115
4	Q <sub>B</sub>	0.4875	0.115
5	Q <sub>C</sub>	0.6555	0.115
6	Q <sub>D</sub>	0.8235	0.115
7	GND	0.841	0.61
8	CLK	0.841	0.831
9	$\overline{\text{CLR}}$	0.833	1.155
10	Q <sub>E</sub>	0.6385	1.155
11	Q <sub>F</sub>	0.4705	1.155
12	Q <sub>G</sub>	0.3025	1.155
13	Q <sub>H</sub>	0.1345	1.155
14	V <sub>CC</sub>	0.117	0.662


CONNECT CHIP BACK TO V<sub>CC</sub> OR FLOAT

## Function Table

INPUTS				OUTPUTS		
$\overline{\text{CLR}}$	CLK	A	B	Q <sub>A</sub>	Q <sub>B</sub>	... Q <sub>H</sub>
L	X	X	X	L	L	L
H	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
H	↑	H	H	H	Q <sub>AN</sub>	Q <sub>GN</sub>
H	↑	L	X	L	Q <sub>AN</sub>	Q <sub>GN</sub>
H	↑	X	L	L	Q <sub>AN</sub>	Q <sub>GN</sub>

## Logic Diagram

D = Data Input  
Q<sub>An</sub> - Q<sub>Gn</sub> = Data shift from preceding register on rising edge clock input





# High Speed CMOS Logic – 74HC164

Rev 1.0

24/11/17

## Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	$V_{CC}$	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	$V_{IN}$	-0.5 to $V_{CC} + 0.5$	V
DC Output Voltage (Referenced to GND)	$V_{OUT}$	-0.5 to $V_{CC} + 0.5$	V
DC Input Current, per pin	$I_{IN}$	$\pm 20$	mA
DC Output Current, per pin	$I_{OUT}$	$\pm 25$	mA
DC $V_{CC}$ or GND Current, per pin	$I_{CC}$	$\pm 50$	mA
Power Dissipation in Still Air	$P_D$	750	mW
Storage Temperature Range	$T_{STG}$	-65 to 150	$^{\circ}C$

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage	$V_{CC}$	2	6	V
DC Input or Output Voltage	$V_{IN}, V_{OUT}$	0	$V_{CC}$	V
Operating Temperature Range	$T_J$	-40	+85	$^{\circ}C$
Input Rise and Fall Time	$V_{CC} = 2.0V$	0	1000	ns
	$V_{CC} = 4.5V$	0	500	
	$V_{CC} = 6.0V$	0	400	

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

## DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	$V_{CC}$	CONDITIONS	LIMITS			UNITS
				25 $^{\circ}C$	85 $^{\circ}C$	FULL RANGE <sup>4</sup>	
Minimum High-Level Input Voltage	$V_{IH}$	2V	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	1.5	1.5	1.5	V
		3V		2.1	2.1	2.1	
		4.5V		3.15	3.15	3.15	
		6.0V		4.2	4.2	4.2	
Maximum Low-Level Input Voltage	$V_{IL}$	2V	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	0.5	0.5	0.5	V
		3V		0.9	0.9	0.9	
		4.5V		1.35	1.35	1.35	
		6.0V		1.8	1.8	1.8	

4.  $-40^{\circ}C \leq T_J \leq +85^{\circ}C$





# High Speed CMOS Logic – 74HC164

Rev 1.0

24/11/17

## DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Minimum High-Level Output Voltage	V <sub>OH</sub>	2.0V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20μA	1.9	1.9	1.9	V
		4.5V		4.4	4.4	4.4	
		6.0V		5.9	5.9	5.9	
		3.0V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 2.4mA	2.48	2.34	2.34	V
		4.5V		3.98	3.84	3.84	V
		6.0V		5.48	5.34	5.34	
Maximum Low-Level Output Voltage	V <sub>OL</sub>	2.0V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20μA	0.1	0.1	0.1	V
		4.5V		0.1	0.1	0.1	
		6.0V		0.1	0.1	0.1	
		3.0V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 2.4mA	0.26	0.33	0.33	V
		4.5V		0.26	0.33	0.33	V
		6.0V		0.26	0.33	0.33	V
Maximum Input Leakage Current	I <sub>IN</sub>	6.0V	V <sub>IN</sub> = V <sub>CC</sub> or GND	±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Current	I <sub>CC</sub>	6.0V	V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0μA	4	40	40	μA

## AC Electrical Characteristics<sup>5</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Clock Frequency, (50% duty cycle)	f <sub>max</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	10	10	10	ns
		3.0V		20	20	20	
		4.5V		40	35	35	
		6.0V		50	45	45	
Maximum Propagation Delay, CLK to Q	t <sub>PLH</sub> , t <sub>PHL</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	160	200	200	ns
		3.0V		100	150	150	
		4.5V		32	40	40	
		6.0V		27	34	34	

5. Not production tested in die form, characterized by chip design and tested in package.





# High Speed CMOS Logic – 74HC164

Rev 1.0  
24/11/17

## AC Electrical Characteristics<sup>5</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Propagation Delay, CLR to Q	t <sub>PHL</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	175	220	220	ns
		3.0V		100	150	150	
		4.5V		35	44	44	
		6.0V		30	37	37	
Maximum Output Transition time, Any Output	t <sub>TLH</sub> , t <sub>THL</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	75	95	95	ns
		3.0V		27	32	32	
		4.5V		15	19	19	
		6.0V		13	16	16	
Maximum Input Capacitance	C <sub>IN</sub>	-	-	10	10	10	pF
Power Dissipation Capacitance Per Gate <sup>6</sup>	C <sub>PD</sub>	-	T <sub>J</sub> = 25°C, V <sub>CC</sub> = 5.0V	TYPICAL			pF
				180			

6. Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## Timing Requirements<sup>5</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Minimum Setup Time, A or B to Clock	t <sub>su</sub>	2.0V	t <sub>r</sub> = t <sub>f</sub> = 6ns	25	35	35	ns
		3.0V		15	20	20	
		4.5V		7	8	8	
		6.0V		5	6	6	
Minimum Hold Time, Clock to A or B	t <sub>h</sub>	2.0V	t <sub>r</sub> = t <sub>f</sub> = 6ns	3	3	3	ns
		3.0V		3	3	3	
		4.5V		3	3	3	
		6.0V		3	3	3	
Minimum Recovery Time, Reset Inactive to Clock	t <sub>rec</sub>	2.0V	t <sub>r</sub> = t <sub>f</sub> = 6ns	3	3	3	ns
		3.0V		3	3	3	
		4.5V		3	3	3	
		6.0V		3	3	3	
Minimum Pulse Width, Clock	t <sub>w</sub>	2.0V	t <sub>r</sub> = t <sub>f</sub> = 6ns	50	60	60	ns
		3.0V		26	35	35	
		4.5V		12	15	15	
		6.0V		10	12	12	
Maximum Input Rise & Fall Times	t <sub>r</sub> , t <sub>f</sub>	2.0V	t <sub>r</sub> = t <sub>f</sub> = 6ns	1000	1000	1000	ns
		3.0V		800	800	800	
		4.5V		500	500	500	
		6.0V		400	400	400	





# High Speed CMOS Logic – 74HC164

Rev 1.0  
24/11/17

## Switching Waveforms




Figure 1 – Clock Propagation Delay & Output Timing




Figure 2 – Data Transition Timing, Serial Input & Clock





Figure 3 – Reset to Output Propagation Delay & Timing



\* Includes all probe and jig capacitance

Figure 4 – Test Setup

**DISCLAIMER:** The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

**LIFE SUPPORT POLICY:** Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

