



CMOS Clock Generator – 74ACT3301

Monolithic crystal controlled CMOS oscillator in bare die form

Rev 1.2
16/09/22

Description

The 74ACT3301 is a crystal controlled CMOS oscillator requiring a minimum of external components and is designed for Clock Generation and Support applications up to 110 MHz. The device is highly versatile, providing selectable output divide ratios, multiple crystal drive levels and selectable rise and fall timing options. The circuit is designed to operate over a wide frequency range using fundamental model or overtone crystals. The device is a direct electrical and mechanical replacement for the obsolete 74ACT3301 produced by National Semiconductor.

Ordering Information

The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection


For High Reliability version of this product please see

[54ACT3301](#)

Features:

- Crystal frequency operation range:
 - fundamental: 10 MHz to 100 MHz typical
 - 3rd or 5th overtone: 10 MHz to 85 MHz
- Programmable oscillator drive
- Selectable fast output edge rates
- Output symmetry circuit to adjust 50% duty cycle point between CMOS and TTL levels
- Output current drive of 48 mA for I_{OL}/I_{OH}
- Output has high speed short circuit protection
- Basic oscillator type: Pierce

Die Dimensions in μm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350 μm (14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1550 x 1540 61 x 61	μm mils
Minimum Bond Pad Size	100 x 100 3.94 x 4	μm mils
Die Thickness	350 (± 20) 13.78 (± 0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1 μm	
Back Metal Composition	N/A – Bare Si	






CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (µm)	
		X	Y
1	OSC_OUT	275	1360
2	NOT USED	70	1370
3	NOT USED	85	1160
4	NOT USED	85	860
5	OEL	85	605
6	OEH	85	330
7	OSC_LO_1	220	70
8	GND	535	70
9	OUT	845	70
10	V _{cc}	1110	70
11	TRF	1315	215
12	DIVA	1315	560
13	OSC_DR	1315	905
14	DIVB	1315	1250
15	OSC_LO_2	1110	1360
16	DIVBB	915	1360
17	OSC_IN	720	1360
18	NOT USED	550	1360
CONNECT CHIP BACK TO V _{cc} OR FLOAT			

Truth Tables

DIVISION SELECTION

DIVB	DIVA	OEL	OEH	DIVIDER OUTPUT
V _½	0 / F	X	X	Divide-by 1
1	0 / F	0	1	Divide-by 2
0	0 / F	0	1	Divide-by 4
V _½	1	0	1	Divide-by 8
1	1	0	1	Divide-by 16
0	1	0	1	Divide-by 32
X	X	1	X	Output Reset High at Re-enable
X	X	X	0	Output Reset High at Re-enable

DRIVE SELECTION

OSC_DR	OSC_OUT DRIVE
0	Low
1	Medium
V _½	High

INPUT LEVEL	
1	High voltage
0	Low voltage
V _½	V _{CC/2}
F	Floating
X	Irrelevant

RISE AND FALL TIME SELECTION

OSC_DR	DIV	TRF	RISE / FALL TIME (ns)
V _½	N	0 / F	2
V _½	N	1	<2
V _½	Y	0 / F	4
V _½	Y	1	2
0 / 1	X	0 / F	4
0 / 1	X	1	2





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

Configuration Options

DIVIDE	ENABLE	DRIVE	OUTPUT RISE / FALL TIME (ns)
1,2,4	OEH	L, M, H	2, 4
1,2,4	OEH	H	2, 4
8, 16, 32	OEH	H	4
8, 16, 32	OEH	L, M, H	4
1,2,4	OEL	H	1, 2
4	OEH	H	4
32	OEH	H	4
1,2,4	OEH	H	1, 2
1,2,4	OEL	L, M, H	2, 4

Each configuration comprises one output with the choice of selected frequency divide, output enable, crystal drive and output rise/fall time.

Crystal drive options:

- L = Low drive
- M = Medium drive
- H = High drive.

Pad Descriptions

INPUTS

OSC_IN (Pad 17) - Input to Oscillator Inverter. The output of the crystal would be connected here.

CONTROL INPUTS

DIVA (Pad 12) - Input used to select Binary Divide-By Option. This pin has CMOS compatible input levels.

DIVB (Pad 14) - 3 Level input used to select Binary Divide-By value.

DIVBB (Pad 16) - This pin is the same signal DIVB and provided as an alternative connection for hybrid assemblies.

OSC_DR (Pad 13) - 3 Level input pin that selects Oscillator Drive Level.

OEH (Pad 6) - Active High Three-state enable pin. This pin pulls to a high value when left floating and three-states the output when forced low. This pin has TTL compatible input levels.

OEL (Pad 5) - Active Low Three-state enable pin. This pin pulls to a low value when left floating and three-states the output when forced high. This pin has TTL compatible input levels.

TRF (Pad 11) - Rise and Fall time override pin

OUTPUTS

OUT (Pad 9) - This pin is the main clock output on the device.

OSC_OUT (Pad 1) - Resistive buffered output of the Oscillator inverter

OTHER PADS

OSC_LO_1 (Pad 7) - The Oscillator Low pin is the ground for the Oscillator.

OSC_LO_2 (Pad 15) - This pin is the same signal as OSCLO_1 and provided as an alternative connection for hybrid assemblies.

V_{cc} (Pad 10) - The power pin for the chip.

GND (Pad 8) - The ground pin for all sections of the circuitry except the oscillator and oscillator related circuitry.






CMOS Clock Generator – 74ACT3301



Rev 1.2

16/09/22


Logic Diagrams




Input Stage



Oscillator Stage



Output Stage





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 to +7.0	V
Input Voltage Range	V _{IN}	-0.5 to +7.0	V
Output Voltage Range	V _{OUT}	-0.5 to V _{CC} +0.5	V
Input Diode Current	I _{IK}	±9	mA
Output Diode Current	I _{OK}	±20	mA
Output Source or Sink Current	I _{OUT}	±70	mA
Storage Temperature	T _{STG}	-65 to +150	°C
Power Dissipation in Still Air ²	P _D	500	mW

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.

2. Measured in 16 lead ceramic package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Operating Temperature	T _J	-40	+85	°C
DC Supply Voltage	V _{CC}	+4.5	+5.5	V
Input voltage range	V _{IN}	0	+5.5	V
Output Voltage Range	V _{OUT}	0	V _{CC}	V
Maximum low level input voltage	(V _{IL1}) (OEH, OEL)	-	0.8	V
Minimum high level input voltage	(V _{IH1}) (OEH, OEL)	-	2	V
Maximum low level input voltage	(V _{IL2}) (DIVA)	30% V _{CC}		V
Minimum high level input voltage	(V _{IH2}) (DIVA)	70% V _{CC}		V
Maximum low level input voltage	(V _{IL3}) (OSC_DR, DIVB)	10% V _{CC}		V
One-half input voltage level	(V _{1/2}) (OSC_DR, DIVB)	50% V _{CC}		V
Minimum high level input voltage	(V _{IH3}) (OSC_DR, DIVB)	90% V _{CC}		V
Maximum high level output current	I _{OH}	-	-48	mA
Maximum low level output current	I _{OL}	-	+48	mA

DC Electrical Characteristics (+4.5V ≤ V_{CC} ≤ +5.5 V, -40°C ≤ T_J ≤ +85°C unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Minimum high level input voltage. TTL (OEH, OEL)	V _{IH1}	V _{CC} = 4.5V	2	-	-	V
		V _{CC} = 5.5V	2	-	-	
Maximum low level input voltage. TTL (OEH, OEL)	V _{IL1}	V _{CC} = 4.5V	-	-	0.8	V
		V _{CC} = 5.5V	-	-	0.8	





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

DC Electrical Characteristics ($+4.5V \leq V_{CC} \leq +5.5V$, $-40^\circ C \leq T_J \leq +85^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Minimum high level input voltage. CMOS (DIVA)	V_{IH2}	$V_{CC} = 4.5V$	3.15	-	-	V	
		$V_{CC} = 5.5V$	3.85	-	-		
Maximum low level input voltage. CMOS (DIVA)	V_{IL2}	$V_{CC} = 4.5V$	-	-	1.35	V	
		$V_{CC} = 5.5V$	-	-	1.65		
Min. high level input voltage. TRI-STATE (DIVB, OSC_DR)	V_{IH3}	$V_{CC} = 4.5V$	4.05	-	-	V	
		$V_{CC} = 5.5V$	4.95	-	-		
Max. low level input voltage. TRI-STATE (DIVB, OSC_DR)	V_{IL3}	$V_{CC} = 4.5V$	-	-	0.45	V	
		$V_{CC} = 5.5V$	-	-	0.55		
$\frac{1}{2}$ level input voltage. TRI-STATE (DIVB, OSC_DR)	$V_{\frac{1}{2}}$	$V_{CC} = 4.5V$	1.80	-	2.70	V	
		$V_{CC} = 5.5V$	2.20	-	3.30		
High level output voltage (OUT)	V_{OH1}	$OEH = V_{IH1}$, $DIVA = V_{IH2}$, $OEL = GND$, $DIVB = V_{IH3}$ or $V_{\frac{1}{2}}$, $I_{OH} = -50 \mu A$	$V_{CC} = 4.5V$	4.40	-	V	
		$V_{CC} = 5.5V$	5.40	-			
		$OEH, DIVA,$ $DIVB = V_{CC}$, $OEL = GND$; $I_{OH} = -48 mA$	$V_{CC} = 4.5V$	3.76	-	V	
		$V_{CC} = 5.5V$	4.76	-			
High level output voltage, low drive (OSC_OUT)	V_{OH2}	OSC_IN , $OSC_DR = 0V$, $I_{OH} = -150 \mu A$	$V_{CC} = 4.5V$	3.46	-	V	
		$V_{CC} = 5.5V$	4.46	-			
High level output voltage, medium drive (OSC_OUT)	V_{OH3}	$OSC_IN = 0V$, $OSC_DR = V_{CC}$, $I_{OH} = -600 \mu A$	$V_{CC} = 4.5V$	3.46	-	V	
		$V_{CC} = 5.5V$	4.46	-			
High level output voltage, high drive (OSC_OUT)	V_{OH4}	$OSC_IN = 0V$, $I_{OH} = -1 mA$	$OSC_DR = 2.25V$	3.46	-	V	
		$OSC_DR = 2.75V$	4.46	-			
Minimum Dynamic Output Current	I_{OH}	$V_{OH} = 3.85V$	$V_{CC} = 5.5V$	-75	-	-	mA

3. Transmission driving tests are performed at $V_{CC} = 5.5V$ with a 2 ms duration maximum.





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

DC Electrical Characteristics ($+4.5V \leq V_{CC} \leq +5.5V$, $-40^\circ C \leq T_J \leq +85^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Low level output voltage (OUT)	V _{OL1}	OEH = V _{CC} , DIVA = V _{IL2} , OEL = V _{IL1} , DIVB = V _{IL3} or V _{IZ} , I _{OL} = 50 µA	V _{CC} = 4.5V	-	-	0.10	V
			V _{CC} = 5.5V	-	-	0.10	
		OEH = V _{CC} , DIVA, DIVB = GND, OEL = GND, I _{OL} = 48 mA	V _{CC} = 4.5V	-	-	0.44	V
			V _{CC} = 5.5V	-	-	0.44	
		OEH = V _{CC} , DIVA, DIVB = GND, OEL = GND, I _{OL} = 75 mA ³	V _{CC} = 5.5V	-	-	1.65	V
		OSC_IN = V _{CC} , OSC_DR = 0V, I _{OL} = 150 µA	V _{CC} = 4.5V	-	-	0.74	V
			V _{CC} = 5.5V	-	-	0.74	
Low level output voltage, medium drive (OSC_OUT)	V _{OL3}	OSC_IN, OSC_DR = V _{CC} , I _{OL} = 600 µA	V _{CC} = 4.5V	-	-	0.74	V
			V _{CC} = 5.5V	-	-	0.74	
Low level output voltage, high drive (OSC_OUT)	V _{OL4}	OSC_IN = V _{CC} , I _{OL} = 1 mA	OSC_DR = 2.25V	-	-	0.74	V
			OSC_DR = 2.75V	-	-	0.74	
Minimum Dynamic Output Current	I _{OL}	V _{OL} = 1.65V	V _{CC} = 5.5V	75	-	-	mA
Positive input clamp voltage	V _{IC+}	I _{IN} = 9 mA	V _{CC} = 4.5V	-	-	5.7	V
Negative input clamp voltage	V _{IC-}	I _{IN} = -9 mA	V _{CC} = 4.5V	-	-	-1.2	V
Input current high (DIVA,DIVB,OSC_DR)	I _{IH}	V _{IN} = 5.5V	V _{CC} = 5.5V	150	-	380	µA
Input current low (DIVB, OSC_DR)	I _{IL}	V _{IN} = 0V	V _{CC} = 5.5V	-150	-	-380	µA
Input current high (OEL)	I _{IH}	V _{IN} = 5.5V	V _{CC} = 5.5V	50	-	175	µA
Input current low (OEH)	I _{IL}	V _{IN} = 0V	V _{CC} = 5.5V	-50	-	-175	µA
Input current low (DIVA, OEL)	I _{IL}	V _{IN} = 0V	V _{CC} = 5.5V	-	-	-6	µA
Input current high (OEH)	I _{IH}	V _{IN} = 5.5V	V _{CC} = 5.5V	-	-	6	µA





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22

DC Electrical Characteristics ($+4.5V \leq V_{CC} \leq +5.5V$, $-40^\circ C \leq T_J \leq +85^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Input current high (OSC_IN)	I _{IH}	V _{IN} = 5.5V V _{CC} = 5.5V	20	-	125	µA
Input current low (OSC_IN)	I _{IL}	V _{IN} = 0V V _{CC} = 5.5V	-20	-	-125	µA
Quiescent supply current, output low	I _{CCL}	OEH = 5.5V, OEL = 0V, All other inputs V _{IN} = V _{CC} or GND	V _{CC} = 5.5V	-	-	240 µA
Quiescent supply current, output high	I _{CCH}	-		-	45 µA	
Quiescent supply current, output three-state	I _{CCZ}	OEH = 0V, OEL = 5.5V, All other inputs V _{IN} = V _{CC} or GND	V _{CC} = 5.5V	-	-	45 µA
Quiescent supply current delta, OSC_IN Floating	Δ I _{CC0}	OSC_IN = Floating, all other inputs, V _{IN} = V _{CC} or GND	OSC_DR =0.45V V _{CC} = 4.5V	0.6	-	- mA
			OSC_DR =0.55V V _{CC} = 5.5V	-	-	6.5 mA
			OSC_DR =4.05V V _{CC} = 4.5V	1.7	-	- mA
			OSC_DR =4.95V V _{CC} = 5.5V	-	-	12.4 mA
			OSC_DR =1.8, 2.7V V _{CC} = 4.5V	5.5	-	- mA
			OSC_DR =2.2, 3.3V V _{CC} = 5.5V	-	-	31.5 mA
Quiescent supply current delta, input 3 level	Δ I _{CC3L}	DIVB, OSC_DR = 2.75V, all other inputs, V _{IN} = V _{CC} or GND	V _{CC} = 5.5V	-	-	1.5 mA
Quiescent supply current delta, TTL input level	Δ I _{CC⁴}	OEL, OEH = V _{CC} - 2.1V, all other inputs, V _{IN} = V _{CC} or GND	V _{CC} = 5.5V	-	-	1.5 mA

4. Performed one input at a time.





CMOS Clock Generator – 74ACT3301

Rev 1.2

16/09/22


DC Electrical Characteristics ($+4.5V \leq V_{CC} \leq +5.5V$, $-40^\circ C \leq T_J \leq +85^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Three-state output leakage current high	I_{OZH}	$V_{OUT} = V_{CC}$, $OEH = 0.8V$, $OEL = 2V$, all other inputs, $V_{IN} = V_{CC}$ or GND	$V_{CC} = 4.5V$	-	-	5	μA
			$V_{CC} = 5.5V$	-	-	5	
Three-state output leakage current high	I_{OZL}	$V_{OUT} = 0V$, $OEH = 0.8V$, $OEL = 2V$, all other inputs, $V_{IN} = V_{CC}$ or GND	$V_{CC} = 4.5V$	-	-	-150	μA
			$V_{CC} = 5.5V$	-	-	-180	

AC Electrical Characteristics ($+4.5V \leq V_{CC} \leq +5.5V$, $-40^\circ C \leq T_J \leq +85^\circ C$ unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Frequency Maximum	f_{MAX}	$C_L = 50 pF$, $R_L = 500\Omega$, $t_r, t_f = 3ns$	$V_{CC} = 4.5V$	100	-	-	MHz
Output enable time, OEL or OEH to OUT	t_{PZH}	$C_L = 50 pF$, $R_L = 500\Omega$, $t_r, t_f = 3ns$	$V_{CC} = 4.5V$	1	-	31.5	ns
	t_{PZL}		$V_{CC} = 4.5V$	1	-	28.0	
Output disable time, OEL or OEH to OUT	t_{PHZ}	$C_L = 50 pF$, $R_L = 500\Omega$, $t_r, t_f = 3ns$	$V_{CC} = 4.5V$	1	-	21.5	ns
	t_{PLZ}		$V_{CC} = 4.5V$	1	-	16.0	

Switching Waveform



Conditions:


- When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
- When measuring t_{PHZ} , t_{PZH} , t_{PLH} and t_{PHL} : $V_{TEST} = \text{open}$.
- The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.



CMOS Clock Generator – 74ACT3301

Rev 1.2
16/09/22

Test Circuit



Test Conditions:

- $C_L = 50 \text{ pF}$ minimum or equivalent (includes test jig and probe capacitance)
- $R_L = 500\Omega$ or equivalent, $R_T = 50\Omega$ or equivalent
- Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V ; PRR $\leq 10 \text{ MHz}$; $t_r \leq 3.0 \text{ ns}$; $t_f \leq 3.0 \text{ ns}$
- t_r and t_f measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V , respectively; duty cycle = 50 percent
- Timing parameters at a minimum input frequency of 1 MHz.

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.