



Low Power Schottky Logic – 54LS164

8-Bit Serial-Input / Parallel-Output Shift Register in bare die form

Rev 1.0
24/11/17

Description

The 54LS164 is fabricated on a 2µm 40V Bipolar process. The device consists of x2 serial data inputs, A and B, provided so that one input can be used as a data enable. Data is entered on each rising edge of the clock. A LOW on the master reset input (CLR) clears the register, forcing all outputs LOW, independent of other inputs. All inputs are equipped with Schottky clamp diodes to limit termination effects & achieve high speed. These input circuits also protect against static discharge & transient excess voltage.

Features:

- Aysnchronous Master Reset
- Gated Serial Data Input
- Fully Synchronous Data Transfers
- Direct drop-in replacement for obsolete components in long term programs.
- Full Military Temperature Range.

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1880 x 1690 74 x 67	µm mils
Minimum Bond Pad Size	110 x 110 4.33 x 4.33	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






Low Power Schottky Logic – 54LS164

Rev 1.0
24/11/17

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	A	0.075	0.647
2	B	0.077	0.342
3	Q _A	0.203	0.075
4	Q _B	0.725	0.075
5	Q _C	1.091	0.075
6	Q _D	1.625	0.083
7	GND	1.691	0.331
8	CLK	1.693	0.745
9	$\overline{\text{CLR}}$	1.691	1.504
10	Q _E	1.449	1.505
11	Q _F	1.091	1.503
12	Q _G	0.697	1.505
13	Q _H	0.085	1.412
14	V _{CC}	0.077	0.885


CONNECT CHIP BACK TO GND OR FLOAT

Function Table

INPUTS				OUTPUTS		
$\overline{\text{CLR}}$	CLK	A	B	Q _A	Q _B	...
L	X	X	X	L	L	L
H	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	↑	H	H	H	Q _{AN}	Q _{GN}
H	↑	L	X	L	Q _{AN}	Q _{GN}
H	↑	X	L	L	Q _{AN}	Q _{GN}

Logic Diagram

D = Data Input
Q_{An} - Q_{Gn} = Data shift from preceding register on rising edge clock input





Low Power Schottky Logic – 54LS164

Rev 1.0

24/11/17

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage	V_{CC}	7.0	V
DC Input Voltage	V_{IN}	7.0	V
Storage Temperature Range	T_{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.

Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V_{CC}	4.5	5.5	V
High-Level Input Voltage	V_{IH}	2	-	V
Low-Level Input Voltage	V_{IL}	-	0.7	V
High-Level Output Current	I_{OH}	-	-0.4	mA
Low-Level Output Current	I_{OL}	-	4	mA
Clock Frequency	f_{clock}	0	25	MHz
Pulse Width – Clock or Clear	t_w	20	-	ns
Setup time – A or B to Clock	t_{su}	15	-	ns
Recovery Time	t_{rec}	5	-	ns
Operating Temperature Range	T_J	-55	+125	°C

DC Electrical Characteristics² $T_J = -55^{\circ}\text{C}$ to 125°C unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Minimum High-Level Input Voltage	V_{IH}	-	2	-	-	V	
Maximum Low-Level Input Voltage	V_{IL}	-	-	-	0.7	V	
Input Clamp Diode Voltage	V_{IK}	$V_{CC} = \text{MIN}$ $I_{IN} = -18\text{mA}$	-	-	-1.5	V	
Output Voltage High	V_{OH}	$V_{CC} = \text{MIN}$, $I_{OH} = -0.4\text{mA}$ $V_{IH} = 2\text{V}$, $V_{IL} = \text{MAX}$	2.5	3.5	-	V	
Output Voltage Low	V_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $V_{IL} = \text{MAX}$	$I_{OL} = 4\text{mA}$	-	0.25	0.4	V

2. All typical values @ $V_{CC} = 5\text{V}$, $T_J = 25^{\circ}\text{C}$.





Low Power Schottky Logic – 54LS164

Rev 1.0

24/11/17

DC Electrical Characteristics continued ² $T_J = -55^{\circ}\text{C}$ to 125°C unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Input High Current	I_{IH}	$V_{CC} = \text{MAX}, V_{IN} = 2.7\text{V}$	-	-	20	μA
		$V_{CC} = \text{MAX}, V_{IN} = 7.0\text{V}$	-	-	0.1	mA
Input Low Current	I_{IL}	$V_{CC} = \text{MAX}, V_{IN} = 0.4\text{V}$	-	-	-0.4	mA
Short Circuit Current ³	I_{OS}	$V_{CC} = \text{MAX}$	-20	-	-100	mA
Power Supply Current (Total)	I_{CC}	$V_{CC} = \text{MAX}$	-	16	27	mA

3. Not more than one output should be shorted at a time, nor for more than 1 second.

AC Electrical Characteristics⁴ $T_J = 25^{\circ}\text{C}$ unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Propagation Delay, Clock to Q	t_{PLH}	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	-	-	27	ns
Propagation Delay, Clock to Q	t_{PHL}	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	-	-	32	ns
Propagation Delay, Reset to Q	t_{PHL}	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	-	-	36	ns

Timing Requirements⁴ $T_J = 25^{\circ}\text{C}$ unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Setup Time, A or B to CLK	t_{su}	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	15	-	-	ns
Hold Time, CLK to A or B	t_h	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	5	-	-	ns
Pulse Width, Clock or Reset	t_w	$V_{CC} = 5\text{V}, C_L = 15\text{pF}, R_L = 2\text{k}\Omega, t_r = 15\text{ns}, t_f = 6\text{ns}$	20	-	-	ns

4. Not production tested in die form, characterized by chip design and tested in package.





Low Power Schottky Logic – 54LS164

Rev 1.0
24/11/17

Switching Waveforms




Figure 1 – Clock Propagation Delay & Output Timing




Figure 2 – Data Transition Timing, Serial Input & Clock





Figure 3 – Reset to Output Propagation Delay & Timing



- Includes all probe and jig capacitance
All diodes are 1N914

Figure 4 – Test Setup

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

