

#### Dual D-Type Flip-Flop Logic IC with Set and Reset in bare die form

Rev 1.0 21/11/17

#### Description

The 54HC74 is fabricated using a 2.5µm 5V CMOS process and consists of two identical, independent data type flip-flops. Each flip-flop has separate data, set, reset, clock inputs and  $Q,\overline{Q}$  outputs. The device can be used in Shift Register applications and also Counter or Toggle applications by connecting Q output to the data input. The logic level present at the "D" input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is clock independent and accomplished by a high level on the respective Set or Reset line.

#### **Ordering Information**

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)+ MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


#### Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

#### Features:

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Low Input Current: 1µA
- Asynchronous Set-Reset Capability
- ±4mA Output Drive at 5V
- Operating Voltage Range: 2.0 to 6.0 V
- Direct drop-in replacement for obsolete components in long term programs.

### Die Dimensions in µm (mils)



### **Mechanical Specification**


Die Size (Unsawn)	1194 x 1397 47 x 55	μm mils
Minimum Bond Pad Size	100 x 100 3.94 x 3.94	μm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






#### Rev 1.0 21/11/17

### Pad Layout and Functions



### Logic Diagram



PAD	FUNCTION
1	1CLR
2	1D
3	1 CLK
4	1PRESET
5	1Q
6	1Q
7	GND
8	2Q
9	2Q
10	2PRESET
11	2CLK
12	2D
13	2 CLR
14	V <sub>cc</sub>
CON	NECT CHIP BACK TO V <sub>CC</sub> OR FLOAT

### Truth Table

	INP	OUTP	UTS				
				-			
PRE	CLR	CLK	D	Q	$\overline{Q}$		
L	Н	X	Χ	Н	L		
Н	L	X	Χ	L	Н		
L	L	X	Χ	H*	H*		
Н	Н		Н	Н	L		
Н	Н		L	L	Н		
Н	Н	L	Χ	X No Chang			
Н	Н	Н	Χ	No Change			
Н	Н	~	Χ	No Cł	nange		

\* BOTH OUTPUTS WILL REMAIN HIGH AS LONG AS SET AND RESET ARE LOW, OUTPUT STATES ARE UNPRE-DICTABLE IF SET AND RESET GO HIGH SIMULTANEOUSLY.





Rev 1.0 21/11/17

### Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input or Output Voltage (Referenced to GND)	$V_{IN,}V_{OUT}$	-1.5 to V <sub>CC</sub> +1.5	V
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Input Current (per Pad)	I <sub>IN</sub>	±20	mA
Output Current (per Pad)	I <sub>OUT</sub>	±25	mA
DC Supply Current, V <sub>CC</sub> or GND, per pad	I <sub>cc</sub>	±50	mA
Power Dissipation in Still Air <sup>2</sup>	P <sub>D</sub>	750	mW

<sup>1.</sup> Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

, is a second of the second of								
PARAMETE	SYMBOL	MIN	MAX	UNITS				
Supply Voltage	$V_{CC}$	2.0	6.0	V				
DC Input Voltage, Outp	$V_{IN,}V_{OUT}$	0	V <sub>CC</sub>	V				
Operating Temperature Range		$T_J$	-55	+125	°C			
Input Rise / Fall Time			0	1000				
		$t_r$ , $t_f$	0	500	ns			
			0	400				

<sup>3.</sup> This device contains protection circuitry against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of voltage higher than max rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to range GND  $\leq$  ( $V_{IN}$  or  $V_{OUT}$ )  $\leq$   $V_{CC}$ . Unused inputs must be tied to an appropriate logic voltage level (e.g., GND or  $V_{CC}$ ). Unused outputs must be left open.

### DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>cc</sub>	CONDITIONS	LIMITS			UNITS
		VCC CONDITI	CONDITIONS	25°C	85°C	FULL RANGE⁴	ONTO
		2.0	V <sub>OUT</sub> = 0.1V	1.5	1.5	1.5	
Minimum High-Level Input Voltage	V <sub>IH</sub>	4.5	or V <sub>CC</sub> -0.1V	3.15	3.15	3.15	V
par remage		6.0	I <sub>OUT</sub>   ≤ 20μA	4.2	4.2	4.2	
Maximum Low-Level Input Voltage		2.0	$V_{OUT} = 0.1V$ or $V_{CC}$ -0.1V $\left  I_{OUT} \right  \le 20\mu A$	0.5	0.5	0.5	
	V <sub>IL</sub>	4.5		1.35	1.35	1.35	V
mpat voltage		6.0		1.8	1.8	1.8	
		2.0	\/ =\/ ==\/	1.9	1.9	1.9	
		4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $  I_{OUT}   \le 20 \mu A$	4.4	4.4	4.4	V
Minimum High-Level		6.0	1.0011 – 20 %, (	5.9	5.9	5.9	
Output Voltage	V <sub>OH</sub> 4.5	4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 4.0 \text{mA}$	3.98	3.84	3.7	V
		6.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 5.2 \text{mA}$	5.48	5.34	5.2	V





Rev 1.0 21/11/17

## DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>cc</sub> CONDITIONS	CONDITIONS		UNITS			
			25°C	85°C	FULL RANGE⁴	ONTO		
		2.0	\/ =\/ or\/	0.1	0.1	0.1		
		4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 20 \mu A$	0.1	0.1	0.1	V	
Maximum Low-Level		6.0		0.1	0.1	0.1		
Output Voltage	V <sub>OL</sub>	4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 4.0 \text{mA}$	0.26	0.33	0.4	V	
				6.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 5.2 \text{mA}$	0.26	0.33	0.4
Maximum Input Leakage Current	I <sub>IN</sub>	6.0	V <sub>IN</sub> = GND or V <sub>CC</sub>	±0.1	±1.0	±1.0	μА	
Maximum Quiescent Supply Current	I <sub>CC</sub>	6.0	$V_{IN}$ = GND or $V_{DD}$ $I_{OUT}$ = $0\mu$ A	2.0	20	80	μА	

**<sup>4</sup>**. -55°C ≤ T<sub>J</sub> ≤ +125°C

## AC Electrical Characteristics<sup>5</sup>

PARAMETER	SYMBOL	V <sub>cc</sub>	CONDITIONS		rs	UNITS	
	OTHIBOL	Vec Sontainens	25°C	85°C	FULL RANGE⁴		
Mariana Olada		2.0	2.0 $C_L = 50 \text{pF},$ $t_r = t_f = 6 \text{ns}$	6.0	4.8	4.0	MHz
Maximum Clock Frequency	f <sub>max</sub>	4.5		30	24	20	
		6.0	प प जाठ	35	28	24	
Propagation Delay,		2.0	0 - 50-5	100	125	50	
CLK to Q or Q (Figure 1)	t <sub>PLH</sub> , t <sub>PHL</sub>	4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	20	25	30	ns
		6.0	4 4 5115	17	21	26	
Propagation Delay,		2.0	C = 50pF	105	130	160	
PRE or CLR to Q or		4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	21	26	32	ns
Q (Figure 2)		6.0		18	22	27	
Output Transition		2.0	$C_L = 50pF$ ,	75	95	110	
ime, Any Output	t <sub>TLH</sub> , t <sub>THL</sub>	4.5	$t_r = t_f = 6$ ns	15	19	22	ns
(Figure 1)		6.0	. , -	13	16	19	
Input Capacitance	C <sub>IN</sub>	-	$C_L = 50pF,$ $t_r = t_f = 6ns$	10	10	10	pF
Power Dissipation Capacitance	C <sub>PD</sub>	_	T <sub>J</sub> = 25°C, V <sub>CC</sub> = 5.0V		TYPIC	AL	pF
(Per Flip-Flop)	ŬPD	_			39		Pi

<sup>5.</sup> Not production tested in die form, characterized by chip design and tested in package.





Rev 1.0 21/11/17

## Timing Requirements<sup>5</sup>

PARAMETER	SYMBOL	V <sub>cc</sub>	CONDITIONS		LIMIT	S	UNITS
		• CC CONDITIONS	CONDITIONS	25°C	85°C	FULL RANGE⁴	
Minimum Setup Time, D to CLK		2.0	$C_L = 50pF,$ $t_r = t_f = 6ns$	80	100	120	ns
	t <sub>su</sub>	4.5		16	20	24	
(Figure 3)		6.0	ų ų one	14	17	20	
Minimum Hold Time,		2.0	C <sub>L</sub> = 50pF,	3.0	3.0	3.0	
CLK to D	LK to D t <sub>h</sub>	4.5	$t_r = t_f = 6$ ns	3.0	3.0	3.0	ns
(Figure 3)		6.0	4 4	3.0	3.0	3.0	
Minimum Recovery Time, PRE or CLR Inactive to CLK		2.0	0 50 5	8.0	8.0	8.0	
	t <sub>rec</sub>	4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	8.0	8.0	8.0	ns
(Figure 2)		6.0		8.0	8.0	8.0	
Minimum Pulse		2.0	0 50 5	60	75	90	
Width, CLK	t <sub>w</sub>	4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	12	15	18	ns
(Figure 1)		6.0		10	13	15	
Minimum Pulse		2.0	0 - 50-5	60	75	90	ns
Width, PRE or CLR	t <sub>w</sub>	4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	12	15	18	
(Figure 2)		6.0	1 1 -	10	13	15	
Maximum Input Rise		2.0	C - 50°5	1000	1000	1000	
and Fall Times	t <sub>r</sub> , t <sub>f</sub>	4.5	$C_L = 50pF,$ $t_r = t_f = 6ns$	500	500	500	ns
(Figure 1)		6.0	4 4 55	400	400	400	

**<sup>5</sup>**. Not production tested in die form, characterized by chip design and tested in package.

### **Switching Waveforms**




Figure 1 – Data, Clock and Output




Figure 2 – Set, Reset, Clock and Output





Rev 1.0 21/11/17

### Switching Waveforms continued




Figure 3 - Clock to Data

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

