



High Speed CMOS Logic – 54HC393

Dual 4-bit negative edge triggered binary ripple counter in bare die form

Rev 1.0
7/5/2019

Description

The 54HC393 consists of x2 independent 4-bit binary ripple counters with parallel outputs from each counter stage. A ÷ 256 counter can be produced by cascading the two binary counters. Internal flip-flops trigger by high-to-low transitions of the clock input. Reset for the counters is asynchronous & active-high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes & should not be used as clocks or as strobes except when gated with the Clock of the HC393.

Features:

- Low Input Current: 1µA
- Output Drive Capability: 10 LSTTL loads
- Outputs Directly Interface to CMOS, NMOS, & TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 54LS393
- Full Military Temperature Range.

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection
+ MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space)
+ MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1650 x 1800 65 x 70	µm mils
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






High Speed CMOS Logic – 54HC393

Rev 1.0
7/5/2019


Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	$\overline{1}CP$	0.112	0.657
2	1MR	0.122	0.122
3	1Q0	0.395	0.122
4	NC	0.842	0.122
5	1Q1	1.037	0.122
6	1Q2	1.386	0.122
7	1Q3	1.386	0.457
8	GND	1.386	0.817
9	2Q3	1.386	1.236
10	2Q2	1.386	1.572
11	2Q1	1.037	1.572
12	NC	0.842	1.572
13	2Q0	0.395	1.572
14	2MR	0.122	1.572
15	2CP	0.112	1.037
16	V _{CC}	0.112	0.847

CONNECT CHIP BACK TO V_{CC} OR FLOAT

Logic Diagram



Function Table

INPUTS		OUTPUTS
CLOCK	RESET	
X	H	L
H	L	NO CHANGE
L	L	NO CHANGE
	L	NO CHANGE
	L	ADVANCE TO NEXT STATE





High Speed CMOS Logic – 54HC393

Rev 1.0
7/5/2019

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V_{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V_{IN}	-1.5 to $V_{CC} + 1.5$	V
DC Output Voltage (Referenced to GND)	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
DC Input Current, per pad	I_{IN}	± 20	mA
DC Output Current, per pad	I_{OUT}	± 25	mA
DC Supply Current, V_{CC} or GND, per pad	I_{CC}	± 50	mA
Power Dissipation in Still Air ²	P_D	750	mW
Storage Temperature Range	T_{STG}	-65 to 150	$^{\circ}C$

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage	V_{CC}	2	6	V	
DC Input or Output Voltage	V_{IN}, V_{OUT}	0	V_{CC}	V	
Operating Temperature Range	T_J	-55	+125	$^{\circ}C$	
Input Rise or Fall Times	t_r, t_f	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6V$	0	400	

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	LIMITS			UNITS
				25 $^{\circ}C$	85 $^{\circ}C$	FULL RANGE ⁴	
Minimum High-Level Input Voltage	V_{IH}	2V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT} \leq 20\mu A$	1.5	1.5	1.5	V
		4.5V		3.15	3.15	3.15	
		6.0V		4.2	4.2	4.2	
Maximum Low-Level Input Voltage	V_{IL}	2V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT} \leq 20\mu A$	0.3	0.3	0.3	V
		4.5V		0.9	0.9	0.9	
		6.0V		1.2	1.2	1.2	

4. $-55^{\circ}C \leq T_J \leq +125^{\circ}C$





High Speed CMOS Logic – 54HC393

Rev 1.0
7/5/2019

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum High-Level Output Voltage	V _{OH}	2V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20μA	1.9	1.9	1.9	V
		4.5V		4.4	4.4	4.4	
		6.0V		5.9	5.9	5.9	
	V _{OH}	4.5V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0mA	3.98	3.84	3.70	V
		6.0V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 5.2mA	5.48	5.34	5.20	
Maximum Low-Level Output Voltage	V _{OL}	2V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20μA	0.1	0.1	0.1	V
		4.5V		0.1	0.1	0.1	
		6.0V		0.1	0.1	0.1	
	V _{OL}	4.5V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0mA	0.26	0.33	0.40	V
		6.0V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 5.2mA	0.26	0.33	0.40	
Maximum Input Leakage Current	I _{IN}	6.0V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Current	I _{CC}	6.0V	V _{IN} = V _{CC} or GND, I _{OUT} = 0μA	8	80	160	μA

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Clock Frequency (50% Duty Cycle) (Figure 1, 3)	f _{MAX}	2V	C _L = 50pF, Input t _r = t _f = 6ns	5.4	4.4	3.6	MHz
		4.5V		27	22	18	
		6.0V		32	26	21	
Maximum Propagation Delay, Clock to Q0 (Figure 1, 3)	t _{PLH} , t _{PHL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	120	150	180	ns
		4.5V		24	30	36	
		6.0V		20	26	31	
Maximum Propagation Delay, Clock to Q1 (Figure 1, 3)	t _{PLH} , t _{PHL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	190	240	285	ns
		4.5V		38	48	57	
		6.0V		32	41	48	
Maximum Propagation Delay, Clock to Q2 (Figure 1, 3)	t _{PLH} , t _{PHL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	240	300	360	ns
		4.5V		48	60	72	
		6.0V		41	51	61	





High Speed CMOS Logic – 54HC393

Rev 1.0
7/5/2019

AC Electrical Characteristics Continued⁵

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Propagation Delay, Clock to Q3 (Figure 1, 3)	t _{PLH} , t _{PHL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	290	365	435	ns
		4.5V		58	73	87	
		6.0V		49	62	74	
Maximum Propagation Delay, Reset to any Q (Figure 2, 3)	t _{PHL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	165	205	250	ns
		4.5V		33	41	50	
		6.0V		28	35	43	
Maximum Output Transition Time, Any Output (Figure 1, 3)	t _{TLH} , t _{THL}	2V	C _L = 50pF, Input t _r = t _f = 6ns	75	95	110	ns
		4.5V		15	19	22	
		6.0V		13	16	19	
Maximum Input Capacitance	C _{IN}	-	-	10	10	10	pF
Power Dissipation Capacitance Per Gate ⁶	C _{PD}	-	T _J = 25°C, V _{CC} = 5.0V	TYPICAL			pF
				40			

5. Not production tested in die form, characterized by chip design and tested in package.
6. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Timing Requirements⁵

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁵	
Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	t _{rec}	2.0V	Input t _r = t _f = 6ns	50	65	75	ns
		4.5V		10	13	15	
		6.0V		9	11	13	
Minimum Pulse Width, Clock (Figure 1)	t _w	2.0V	Input t _r = t _f = 6ns	80	100	120	ns
		4.5V		16	20	24	
		6.0V		14	17	20	
Minimum Pulse Width, Reset (Figure 2)	t _w	2.0V	Input t _r = t _f = 6ns	125	155	190	ns
		4.5V		25	31	38	
		6.0V		21	26	32	
Maximum Input Rise and Fall Times (Figure 1)	t _r , t _f	2.0V	Input t _r = t _f = 6ns	1000	1000	1000	ns
		4.5V		500	500	500	
		6.0V		400	400	400	





Switching Waveform




Figure 1 – Input to Output Propagation Delay & Timing





Figure 2 – Reset Timing

Test Circuit



* Includes all probe and jig capacitance

Figure 3

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

