

Octal 3-State Non-Inverting Buffer / Line Driver / Line Receiver in bare die form

Rev 1.1 01/05/18

Description

The 54HC244 is fabricated using a 2.5µm 5V CMOS process and has the same high speed performance of LSTTL combined with CMOS low power consumption. The device can be used as two 4-bit buffers or one 8-bit buffer and features non-inverting inputs with two output enables, each controlling four of the 3-state outputs. The device is specifically designed to improve performance and density in clock drivers, 3-state memory address drivers and bus orientated transmitters and receivers. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of $V_{\rm CC}$

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Default Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 15 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 54LS244
- Full Military Temperature Range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1900 x 2050 75 x 81	µm mils	
Minimum Bond Pad Size	100 x 100 3.94 x 3.94	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	Al 1%Si 1.1μ	m	
Back Metal Composition	N/A – Bare Si		






Rev 1.1 01/05/18

Pad Layout and Functions



Logic Diagram



PAD	FUNCTION
1	ENABLE A
2	A1
3	YB4
4	A2
5	YB3
6	A3
7	YB2
8	A4
9	YB1
10	GND
11	B1
12	YA4
13	B2
14	YA3
15	В3
16	YA2
17	B4
18	YA1
19	ENABLE B
20	V _{CC}
CONN	IECT CHIP BACK TO V _{CC} OR FLOAT

Truth Table

INPU	OUTPUTS				
ENABLE A ENABLE B	A, B	YA, YB			
L L		L			
L	Н	Н			
Н	X	Z			
H = High level (steady state)					

L = Low level (steady state)

X = Don't care

Z = High impedance





Rev 1.1 01/05/18

Pad Descriptions

ADDRESS INPUTS A1, A2, A3, A4, B1, B2, B3, B4 (Pads 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROL INPUTS

Enable A, Enable B (Pads 1, 19)

Output enables (active—low). When a low level is applied to these pins, the outputs are enabled and the devices function as non-inverting buffers. When a high level is applied, the outputs assume the high impedance state.

OUTPUTS

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pads 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output— enable pins, these outputs are either non-inverting outputs or high—impedance outputs.

Absolute Maximum Ratings¹

DADAMETED	OVMDOL	VALUE	114117
PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-1.5 to V _{CC} +1.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current, per pin	I _{IN}	±20	mA
DC Output Current, per pin	I _{out}	±35	mA
DC V _{CC} or GND Current, per pin	I _{cc}	±75	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage	V _{CC}	2	6	V	
DC Input or Output Voltage	V_{IN} , V_{OUT}	0	V _{CC}	V	
Operating Temperature Range		T _A	-55	+125	°C
	V _{CC} = 2.0V		0	1000	
Input Rise and Fall Time	V _{CC} = 4.5V	t _r , t _f	0	500	ns
	V _{CC} = 6.0V		0	400	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.





Rev 1.1 01/05/18

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE⁴	Civilia
Minimum High-Level	V _{IH}	2.0V	$V_{OUT} = V_{CC} - 0.1V$ $\left I_{OUT} \right \le 20\mu A$	1.5	1.5	1.5	V
		3.0V		2.1	2.1	2.1	
Input Voltage	V IH	4.5V		3.15	3.15	3.15	
		6.0V		4.2	4.2	4.2	
		2.0V		0.5	0.5	0.5	V
Maximum Low-Level	V _{IL}	3.0V	$V_{OUT} = 0.1V$	0.9	0.9	0.9	
Input Voltage	V IL	4.5V	I _{Ο∪Τ} ≤ 20μA	1.35	1.35	1.35	\ \ \
		6.0V		1.8	1.8	1.8	
		2.0V	V - V	1.9	1.9	1.9	
		4.5V	$V_{IN} = V_{IH}$ $\left I_{OUT} \right \le 20 \mu A$	4.4	4.4	4.4	V
	V _{OH}	6.0V	IOUT = ZUMA	5.9	5.9	5.9	
Minimum High-Level Output Voltage		3.0V	$\begin{vmatrix} V_{\text{IN}} = V_{\text{IH}} \\ \left I_{\text{OUT}} \right \le 2.4 \text{mA} \end{vmatrix}$	2.48	2.34	2.2	V
		4.5V	$V_{IN} = V_{IH}$ $\left I_{OUT} \right \le 6.0 \text{mA}$	3.98	3.84	3.70	
		6.0V	$V_{IN} = V_{IH}$ $\left I_{OUT} \right \le 7.8 \text{mA}$	5.48	5.34	5.20	
	Low-Level Voltage Vol. 3.0V	2.0V	V - V	0.1	0.1	0.1	V
		4.5V	$\begin{vmatrix} V_{IN} = V_{IL} \\ I_{OUT} \end{vmatrix} \le 20\mu A$	0.1	0.1	0.1	
		6.0V		0.1	0.1	0.1	
Maximum Low-Level Output Voltage		3.0V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 2.4 \text{mA}$	0.26	0.33	0.40	
o a par i o la go		4.5V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 6.0 \text{mA}$	0.26	0.33	0.40	V
		6.0V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 7.8 \text{mA}$	0.26	0.33	0.40	
Maximum Input Leakage Current	I _{IN}	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA
Maximum 3-State leakage current	I _{OZ}	6.0V	$V_{OUT} = V_{CC} \text{ or } 0$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	±0.5	±5.0	±10	μА
Maximum Quiescent Supply Leakage Current	I _{CC}	6.0V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	160	μA

^{4.} $-55^{\circ}C \le T_{J} \le +125^{\circ}C$





AC Electrical Characteristics⁵

Rev 1.1 01/05/18

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	LIMITS			UNITS
	STWIDOL			25°C	85°C	FULL RANGE⁴	Oitilo
Maximum Propagation		2.0V		96	115	135	ns
Delay,		3.0V		50	60	70	
A to YA or B to YB	t _{PLH} , t _{PHL}	4.5V	$t_r = t_f = 6$ ns	18	23	27	115
(Figure 1, 3)		6.0V		15	20	23	
Maximum Propagation		2.0V		110	140	165	
Delay,		3.0V	$C_{L} = 50pF,$	60	70	80	no
Output Enable to YA or YB	t _{PLZ} , t _{PHZ}	4.5V	$t_r = t_f = 6$ ns	22	28	33	ns
(Figure 2,4)		6.0V		19	24	28	
Maximum Propagation		2.0V	$C_L = 50pF,$ $t_r = t_f = 6ns$	110	140	165	ns
Delay,		3.0		60	70	80	
Output Enable to YA or YB	t _{PZL,} t _{PZH}	4.5V		22	28	33	
(Figure 2,4)		6.0V		19	24	28	
	t _{TLH} , t _{THL}	2.0V	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	60	75	90	ns
Maximum Output Rise and Fall Time		3.0V		23	27	32	
(Figure 1, 3)		4.5V		12	15	18	
,		6.0V		10	13	15	
Maximum Input Capacitance	C _{IN}	-	-	10	10	10	pF
Maximum Three-State Output Capacitance (Output in High- Impedance State)	Соит	-	-	15	15	15	pF
Power Dissipation Capacitance (Per Buffer) ⁵	C _{PD}	-	T _A = 25°C, V _{CC} = 5.0V		TYPIC 34	AL	pF

^{5.} Not production tested in die form, characterized by chip design and tested in package LAT.



^{6.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.



Rev 1.1 01/05/18

Switching Waveforms




Figure 1 – Propagation Delay Input A or B to Output YA or YB






Figure 2 – Propagation Delay
Output Enable to Output YA or YB

Test Circuits



^{*} Includes all probe and jig capacitance



^{*} Includes all probe and jig capacitance

Figure 3 Figure 4

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

