

Octal 3-State Non-Inverting Buffer / Line Driver / Line Receiver in bare die form

Rev 1.0 30/11/21

Description

The 54HC241 is produced on a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device can be used as two 4-bit buffers or one 8-bit buffer & features non-inverting inputs with two output enables, each controlling four of the 3-state outputs. The device improves performance & density in clock drivers, 3-state memory address drivers & bus orientated transmitters and receivers. Device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. All inputs are equipped with protection circuits against static discharge & transient excess voltage.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Default Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 15 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 54LS241
- Lower power alternative to Bipolar or BiCMOS logic
- Full military temperature range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1950 x 2050 77 x 81	μm mils	
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	μm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	Al 1%Si 1.1μ	m	
Back Metal Composition	N/A – Bare Si		






Rev 1.0 30/11/21

Pad Layout and Functions



Logic Diagram



PAD	FUNCTION	COORDINA	ATES (mm)			
PAD	FUNCTION	X	Y			
1	10E	0.152	0.636			
2	1A1	0.152	0.396			
3	2Y4	0.300	0.142			
4	1A2	0.470	0.152			
5	2Y3	0.868	0.132			
6	1A3	1.038	0.152			
7	2Y2	1.330	0.132			
8	1A4	1.709	0.142			
9	2Y1	1.729	0.578			
10	GND	1.729	0.812			
11	2A1	1.699	1.149			
12	1Y4	1.729	1.438			
13	2A2	1.719	1.804			
14	1Y3	1.301	1.824			
15	2A3	1.062	1.804			
16	1Y2	0.758	1.804			
17	2A4	0.468	1.804			
18	1Y1	0.142	1.662			
19	20E	0.142	1.489			
20	V_{CC}	0.142	1.005			
	CONNECT CHIP BACK TO V _{CC}					

Truth Table

DUTPUT
2Y
L
Н
Z
-

H = High level (steady state)
L = Low level (steady state)
X = Don't care, Z = High impedance





Rev 1.0 30/11/21

Pad Descriptions

ADDRESS INPUTS 1A1, 1A2, 1A3, 1A4, 2A1, 2A2, 2A3, 2A4 (Pads 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROL INPUTS

10E, (Pad 1)

Output enable active—low. When a low level is applied to this pin, the outputs are enabled and the devices function as non-inverting buffers. When a high level is applied, the outputs assume the high impedance state.

20E, (Pad 19)

Output enable active—high. When a high level is applied to this pin, the outputs are enabled and the devices function as non-inverting buffers. When a low level is applied, the outputs assume the high impedance state.

OUTPUTS

1Y1, 1Y2, 1Y3, 1Y4, 2Y1, 2Y2, 2Y3, 2Y4 (Pads 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.

Absolute Maximum Ratings¹

, the estate interminant it terminge						
PARAMETER	SYMBOL	VALUE	UNIT			
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V			
DC Input Voltage (Referenced to GND)	V _{IN}	-1.5 to V _{CC} +1.5	V			
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V			
DC Input Current, per pin	I _{IN}	±20	mA			
DC Output Current, per pin	I _{OUT}	±35	mA			
DC V _{CC} or GND Current, per pin	I _{CC}	±75	mA			
Power Dissipation in Still Air ²	P _D	750	mW			
Storage Temperature Range	T _{STG}	-65 to 150	°C			

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETE	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage		V _{CC}	2	6	V
DC Input or Output Voltage		V_{IN} , V_{OUT}	0	V _{CC}	V
Operating Temperature Range		T _J	-55	+125	°C
	V _{CC} = 4.5V		0	1000	
Input Rise or Fall rate	$V_{CC} = 5.5V$	t _r , t _f	0	500	ns
	$V_{CC} = 6.0V$		0	400	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.





Rev 1.0 30/11/21

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	LIMITS			UNITS
	STWIDOL	V CC	CONDITIONS	25°C	85°C	FULL RANGE⁴	UNITS
		2.0V	., ., .,	1.5	1.5	1.5	
Minimum High-Level Input Voltage	V _{IH}	4.5V	$V_{OUT} = V_{CC} - 0.1V$ $\left I_{OUT} \right \le 20\mu A$	3.15	3.15	3.15	V
input voltage		6.0V	[1001] = 20μ/τ	4.2	4.2	4.2	
		2.0V		0.5	0.5	0.5	
Maximum Low-Level Input Voltage	V _{IL}	4.5V	$V_{OUT} = 0.1V$ $I_{OUT} \le 20\mu A$	1.35	1.35	1.35	V
iliput voltage		6.0V	I _{OUT} > 20µA	1.8	1.8	1.8	
		2.0V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1.9	1.9	1.9	V
		4.5V	$V_{IN} = V_{IH}$ $ I_{OUT} \le 20\mu A$	4.4	4.4	4.4	
Minimum High-Level		6.0V	[1001] = 20μ/τ	5.9	5.9	5.9	
Output Voltage		4.5V	$V_{IN} = V_{IH}$ $\left I_{OUT} \right \le 6.0 \text{mA}$	3.98	3.84	3.70	V
		6.0V	$V_{IN} = V_{IH}$ $\left I_{OUT} \right \le 7.8 \text{mA}$	5.48	5.34	5.20	
		2.0V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$	0.1	0.1	0.1	V
		4.5V		0.1	0.1	0.1	
Maximum Low-Level		6.0V	1.0011 = 20 %	0.1	0.1	0.1	
Output Voltage	V _{OL}	4.5V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 6.0 \text{mA}$	0.26	0.33	0.40	
		6.0V	$V_{IN} = V_{IL}$ $\left I_{OUT} \right \le 7.8 \text{mA}$	0.26	0.33	0.40	
Maximum Input Leakage Current	I _{IN}	6.0V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Maximum 3-State Leakage Current	l _{oz}	6.0V	High-Impedance State, $V_{IN} = V_{IL}$ or V_{IH} , $V_{OUT} = V_{CC}$ or GND	±0.5	±5.0	±10.0	μА
Maximum Quiescent Supply Leakage Current	I _{CC}	6.0V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	160	μА

^{4.} -55° C $\leq T_{J} \leq +125^{\circ}$ C





Rev 1.0 30/11/21

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	V	V _{cc} CONDITIONS	LIMITS			UNITS	
	STWIDOL	▼CC		25°C	85°C	FULL RANGE⁴	UNITS	
Maximum Propagation	t _{PLH,} t _{PHL}	2.0V	C _L = 50pF, Input	90	115	135	ns	
Delay, Input A to		4.5V		18	23	27		
Output Y (Figure 1)		6.0V	$t_r = t_f = 6$ ns	15	20	23		
Maximum Propagation		2.0V	C _L = 50pF,	110	140	165		
Delay, OE & OE	t _{PLZ} , t _{PHZ}	4.5V	Input	22	28	33	ns	
to Output Y (Figure 2, 3)		6.0V	$t_r = t_f = 6$ ns	19	24	28		
Maximum Propagation	t _{PZL} , t _{PZH}	2.0V	$C_L = 50pF,$ Input $t_r = t_f = 6ns$	110	140	165	ns	
Delay, OE to Output Y (Figure 2, 3)		4.5V		22	28	33		
		6.0V		19	24	28		
Maximum Output Rise			2.0V	C _L = 50pF,	60	75	90	
and Fall Time, Any t _{TLH,} t _{THL}	4.5V	Input	12	15	18	ns		
Output (Figure 1)		6.0V	$t_r = t_f = 6$ ns	10	13	15		
Maximum Input Capacitance	C _{IN}	-	-	10	10	10	pF	
Maximum 3-State Ouput Input (High-Z)	Соит	-	-	15	15	15	pF	
Power Dissipation Capacitance ⁶	C _{PD}	-	$T_J = 25^{\circ}C,$ $V_{CC} = 5.0V$		TYPIC 34	AL	pF	

^{5.} Not production tested in die form, characterized by chip design.

Switching Waveforms




Figure 1 – Propagation Delay - Input 1A or 2A to Output 1Y or 2Y



^{6.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$.



Rev 1.0 30/11/21

Switching Waveforms continued





Figure 2 - Propagation Delay - Output Enable to Output 1Y or 2Y

Test Circuit



^{*} Includes all probe and jig capacitance

Figure 3

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

