

Dual D-Type Flip-Flop Logic IC with Set and Reset in bare die form

Rev 1.0 21/11/19

Description

The 54ACT74 is fabricated using a 1.5µm advanced 5V CMOS process & consists of two identical, independent data type flip-flops. Each flip-flop has separate data, set, reset, clock inputs & Q, \overline{Q} outputs. The device can be used in Shift Register applications and also Counter or Toggle applications by connecting Q output to the data input. The logic level present at the "D" input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is clock independent and accomplished by a high level on the respective Set or Reset line.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection
 + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Inputs directly accept TTL
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Outputs Source/Sink 24 mA
- Asynchronous Set-Reset Capability
- Lower power alternative to bipolar logic
- Functionally compatible with bipolar 54LS74
- Direct drop-in replacement for obsolete components in long term programs.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1400 x 1400 55 x 55	µm mils
Minimum Bond Pad Size	120 x 120 4.72 x 4.72	μm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






Rev 1.0 21/11/19

Pad Layout and Functions



Logic Diagram



PAD	FUNCTION		DINATES nm)					
		X	Y					
1	1CLR	0.100	0.410					
2	1D	0.100	0.130					
3	NO CONNECT	0.280	0.100					
4	1CLK	0.710	0.100					
5	1PRE	1.00	0.100					
6	1Q	1.180	0.160					
7	1Q	1.180	0.410					
8	GND	1.180	0.640					
9	2Q	1.180	0.870					
10	2Q	1.180	1.120					
11	2PRE	1.00	1.180					
12	2CLK	0.710	1.180					
13	NO CONNECT	0.280	1.180					
14	2D	0.100	1.160					
15	2CLR	0.100	0.870					
16	V _{CC}	0.100	0.640					
COI	CONNECT CHIP BACK TO V _{CC} OR FLOAT							

Truth Table

	INP	OUTP	UTS		
PRE	CLR	CLK	D	Q	Q
L	Н	X	X	Н	L
Н	L	X	Χ	L	Н
L	L	X	X	H*	H*
Н	Н		Н	Н	L
Н	Н	\mathcal{L}	L	L	Н
Н	Н	L	Χ	No Cl	nange
Н	Н	Н	X	No Cl	nange
Н	Н	~	X		nange

* BOTH OUTPUTS WILL REMAIN HIGH AS LONG AS SET AND RESET ARE LOW, OUTPUT STATES ARE UNPRE-DICTABLE IF SET AND RESET GO HIGH SIMULTANEOUSLY.





Rev 1.0 21/11/19

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input or Output Voltage (Referenced to GND)	$V_{IN,}V_{OUT}$	-0.5 to V _{CC} +0.5	V
Storage Temperature Range	T _{STG}	-65 to 150	°C
Input Current (per Pad)	I _{IN}	±20	mA
Output Current (per Pad)	I _{OUT}	±50	mA
DC Supply Current, V _{CC} or GND, per pad	I _{CC}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages Referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage	V _{CC}	4.5	5.5	V
DC Input or Output Voltage	V_{IN} , V_{OUT}	0	V _{CC}	V
Operating Temperature Range	TJ	-55	+125	°C
Output current - High	I _{OH}	-	-24	mA
Output current - Low	I _{OL}	-	24	mA
Input Rise or Fall rate $V_{CC} = 4.5V$	Δt/ΔV	0	10	ns/V
$(V_{IN} \text{ from 0.8V to 2V})$ $V_{CC} = 5.5V$	ΔυΔν	0	8	115/V

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	AMETER SYMBOL	L V _{cc} CONDITIONS	CONDITIONS		UNITS		
TAINAMETER			25°C	85°C	FULL RANGE⁴	ONTO	
Minimum High-Level	V _{IH}	4.5V	V _{OUT} = 0.1V	2	2	2	V
Input Voltage	Input Voltage VIH	5.5V	or V _{CC} -0.1V	2	2	2	V
Maximum Low-Level	W	4.5V	V _{OUT} = 0.1V	0.8	8.0	0.8	V
Input Voltage	5.5V	or V _{CC} -0.1V	8.0	8.0	0.8	V	
		4.5V	I _{OUT} = 50μΑ	0.1	0.1	0.1	V
		5.5V		0.1	0.1	0.1	
Minimum Low-Level Output Voltage	V-	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	0.36	0.44	0.50	V
	VOL	V _{OL} 5.5V	$I_{OL} = 24mA$	0.36	0.44	0.50	V
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5,6}$	-	-	1.65	V
		5.5V	$I_{OL} = 50 \text{mA}$	-	-	1.65	\ \ \

^{4. -55°}C ≤ T_J ≤ +125°C 5. All outputs loaded; thresholds on input associated with output under test. 6. Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75 Ω transmission-line drive capability at 125°C





Rev 1.0 21/11/19

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIMIT	S	UNITS
TANAMETER	OTHIDOL	• • • •	CONDITIONS	25°C	85°C	FULL RANGE⁴	Oili
		4.5V I _{OUT} = -50μA	4.4	4.4	4.4	V	
		5.5V	100130μΑ	5.4	5.4	5.4	V
Minimum High-Level	V _{OH}	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	3.86	3.76	3.70	V
Output Voltage	V OH	0.00	I _{OL} = -24mA	4.86	4.76	4.70	V
			- 110	-	-	3.86	V
		5.5V		-	-	3.86	V
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Additional Maximum I _{CC} / Input	ΔI _{CCT}	5.5V	V _{IN} = V _{CC} -2.1V	0.6	1.5	1.6	mA
Minimum Dynamic	I _{OLD}	5.5V	V _{OLD} = 1.65V Max	-	75	50	mA
Output Current ⁷	I _{OHD}	5.5V	V _{OHD} = 3.86V Min	-	-75	-50	ША
Maximum Quiescent Supply Leakage Current	I _{CC}	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	80	μА

^{7.} Maximum test duration 2ms, one output loaded at a time.

AC Electrical Characteristics⁸

PARAMETER	SYMBOL	SYMBOL V _{cc} CONE			UNITS				
		▼ CC	CONDITIONS	25°C	85°C	FULL RANGE⁴	ONTO		
Maximum Clock Frequency	f _{max}	5V ±10%	-	145	125	85	MHz		
Maximum Propagation Delay,	t _{PLH,}		C _L = 50pF,	11	13	14	ns		
CLK to Q or Q (Figure1)	t _{PHL}		Input $t_r = t_f = 3ns$	10	11.5	12	113		
Maximum Propagation Delay, PRE or CLR	t _{PLH,}	5V ±10%	C _L = 50pF,	9.5	10.5	11.5	ns		
to Q or Q (Figure 2)	t _{PHL}		OV ±1070			Input $t_r = t_f = 3ns$	10	11.5	12.5
Maximum Input Capacitance	C _{IN}	5V ±10%	V _{IN} = V _{CC} or GND	4.5	4.5	4.5	pF		
Power Dissipation Capacitance ⁹					T _J = 25°C,		CAL	pF	
	J GPD		V _{CC} =5.0V	V _{CC} =5.0V 35			Pi		

^{8.} Not production tested in die form, characterized by chip design and tested in package.



^{9.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.



Rev 1.0 21/11/19

Timing Requirements⁸

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		UNITS		
. , , , , , , , , , , , , , , , , , , ,	OTHIDOL VCC	▼CC	CONDITIONS	25°C	85°C	FULL RANGE⁴	Oitilo
Minimum Setup Time, D to CLK (Figure 3)	t _{su}	5V ±10%	$C_L = 50 pF$, Input $t_r = t_f = 3 ns$	3	3.5	4	ns
Minimum Hold Time, CLK to D (Figure 3)	t _h	5V ±10%	$C_L = 50 pF$, Input $t_r = t_f = 3 ns$	1	1	1	ns
Minimum Pulse Width, CLK, PRE, CLR (Figure 1)	t _w	5V ±10%	$C_L = 50pF,$ Input $t_r = t_f = 3ns$	5	6	7	ns
Maximum Recovery Time, PRE or CLR to CLK (Figure 2)	t _{rec}	5V ±10%	$C_L = 50pF,$ Input $t_r = t_f = 3ns$	0	0	0	ns

Switching Waveforms




Figure 1 – Data, Clock and Output




Figure 2 – Set, Reset, Clock and Output





Rev 1.0 21/11/19

Switching Waveforms continued





Figure 3 - Clock to Data

Test Circuit



^{*} Includes all probe and jig capacitance

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

