Advanced CMOS TTL Input – 54ACT240

Octal 3-State Inverting Buffer / Line Driver / Line Receiver in bare die form

Rev 1.1
30/11/21

Description

The 54ACT240 is produced on a 1.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device can be used as two 4-bit buffers or one 8-bit buffer & features inverting inputs with two output enables, each controlling four of the 3-state outputs. The device is designed to improve performance & density in clock drivers, 3-state memory address drivers & bus orientated transmitters and receivers. Device inputs directly accept TTL without use of pull-up resistors. Inputs are also equipped with protection circuits against static discharge and transient excess voltage.

Features:

- Outputs Source/Sink 24mA
- Low input current: 1µA
- Inputs directly accept TTL
- Outputs directly interface CMOS, NMOS and TTL
- Operating voltage range: 4.5V to 5.5V
- Function compatible with 54FCT240 & 54LS240
- Lower power alternative to Bipolar or BiCMOS logic
- Full military temperature range.

Ordering Information

The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection
- "**H**" - MIL-STD-883 /2010B Visual Inspection
  + MIL-PRF-38534 Class H LAT
- "**K**" - MIL-STD-883 /2010A Visual Inspection (Space)
  + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1750 x 1700 69 x 67	µm mils
Minimum Bond Pad Size	130 x 130 5.12 x 5.12	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	

Advanced CMOS TTL Input – 54ACT240

Rev 1.1
30/11/21

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	$\overline{1OE}$	0.100	0.630
2	1A1	0.100	0.290
3	$\overline{2Y4}$	0.150	0.100
4	1A2	0.410	0.100
5	$\overline{2Y3}$	0.680	0.100
6	1A3	0.950	0.100
7	$\overline{2Y2}$	1.180	0.100
8	1A4	1.500	0.100
9	$\overline{2Y1}$	1.520	0.330
10	GND	1.520	0.600
10	GND	1.520	0.770
11	2A1	1.520	0.990
12	$\overline{1Y4}$	1.520	1.270
13	2A2	1.500	1.460
14	$\overline{1Y3}$	1.180	1.460
15	2A3	0.950	1.460
16	$\overline{1Y2}$	0.680	1.460
17	2A4	0.410	1.460
18	$\overline{1Y1}$	0.150	1.460
19	$\overline{2OE}$	0.100	1.270
20	V_{CC}	0.100	1.000
20	V_{CC}	0.100	0.830
CONNECT CHIP BACK TO V_{CC} OR FLOAT			

Logic Diagram



Dual pad 20 = V_{CC}
Dual pad 10 = GND

Truth Table

INPUTS		OUTPUTS
$\overline{1OE}$ $\overline{2OE}$	1A, 2A	1Y, 2Y
L L H	L H X	H L Z
H = High level (steady state) L = Low level (steady state) X = Don't care, Z = High impedance		

Pad Descriptions

ADDRESS INPUTS
1A1, 1A2, 1A3, 1A4, 2A1, 2A2, 2A3, 2A4
(Pads 2, 4, 6, 8, 11, 13, 15, 17)
Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROL INPUTS
$\overline{1OE}$, $\overline{2OE}$ (Pads 1, 19)
Output enables (active–low). When a low level is applied to these pins, the outputs are enabled and the devices function as inverters. When a high level is applied, the outputs assume the high impedance state.

OUTPUTS
1Y1, 1Y2, 1Y3, 1Y4, 2Y1, 2Y2, 2Y3, 2Y4
(Pads 18, 16, 14, 12, 9, 7, 5, 3)
Device outputs. Depending upon the state of the output enable pins, these outputs are either inverting outputs or high–impedance outputs.

Absolute Maximum Ratings[1]

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V_{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V_{IN}	-0.5 to V_{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V_{OUT}	-0.5 to V_{CC} +0.5	V
DC Input Current, per pin	I_{IN}	±20	mA
DC Output Current, per pin	I_{OUT}	±50	mA
DC V_{CC} or GND Current, per pin	I_{CC}	±50	mA
Power Dissipation in Still Air[2]	P_D	750	mW
Storage Temperature Range	T_{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. **2.** Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions[3] (Voltages referenced to GND)

PARAMETER		SYMBOL	MIN	MAX	UNITS
DC Supply Voltage		V_{CC}	4.5	5.5	V
DC Input or Output Voltage		V_{IN} ,V_{OUT}	0	V_{CC}	V
Operating Temperature Range		T_J	-55	+125	°C
Output current - High		I_{OH}	-	-24	mA
Output current - Low		I_{OL}	-	24	mA
Input Rise or Fall rate (V_{IN} from 0.8V to 2V)	V_{CC} = 4.5V	Δt/ΔV	0	10	ns/V
	V_{CC} = 5.5V		0	8	

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE[4]	
Minimum High-Level Input Voltage	V_{IH}	4.5V	V_{OUT} = 0.1V or V_{CC} -0.1V	2	2	2	V
		5.5V		2	2	2	
Maximum Low-Level Input Voltage	V_{IL}	4.5V	V_{OUT} = 0.1V or V_{CC} -0.1V	0.8	0.8	0.8	V
		5.5V		0.8	0.8	0.8	
Minimum High-Level Output Voltage	V_{OH}	4.5V	I_{OUT} = -50µA	4.4	4.4	4.4	V
		5.5V		5.4	5.4	5.4	
		4.5V	V_{IN} = V_{IL} or V_{IH}[4] I_{OH} = -24mA	3.86	3.76	3.70	V
		5.5V		4.86	4.76	4.70	
Maximum Low-Level Output Voltage	V_{OL}	4.5V	I_{OUT} = 50µA	0.1	0.1	0.1	V
		5.5V		0.1	0.1	0.1	
		4.5V	V_{IN} = V_{IL} or V_{IH}[4] I_{OL} = 24mA	0.36	0.44	0.50	V
		5.5V		0.36	0.44	0.50	
Maximum Input Leakage Current	I_{IN}	5.5V	V_{IN} = V_{CC} or GND	±0.1	±1.0	±1.0	µA
Maximum 3-State leakage current	I_{OZ}	5.5V	V_{OUT}=V_{CC} or GND V_{IN} = V_{IL} or V_{IH}	±0.5	±2.5	±5	µA
Additional Maximum I_{CC} / Input	ΔI_{CCT}	5.5V	V_{IN} = V_{CC} -2.1V	1	1.5	1.6	mA
Minimum Dynamic Output Current[6]	I_{OLD}	5.5V	V_{OLD} = 1.65V Max	-	75	50	mA
	I_{OHD}	5.5V	V_{OHD} = 3.85V Min	-	-75	-50	
Maximum Quiescent Supply Leakage Current	I_{CC}	5.5V	V_{IN} = V_{CC} or GND I_{OUT} = 0µA	8	40	80	µA

4. −55˚C ≤ T_J ≤ +125˚C **5.** All outputs loaded; thresholds on input associated with output under test. **6.** Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics[7]

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE[4]	
Propagation Delay 1A to 1Y or 2A to 2Y	t_{PLH}	5V ±0.5	C_L = 50pF	8.5	9.5	9.5	ns
	t_{PHL}			7.5	8.5	9	
Output Enable Time $\overline{OE}$ to 1Y or 2Y	t_{PZH}	5V ±0.5	C_L = 50pF	8.5	9.5	10	ns
	t_{PZL}			9.5	10.5	11.5	
Output Disable Time $\overline{OE}$ to 1Y or 2Y	t_{PHZ}	5V ±0.5	C_L = 50pF	9.5	10.5	11	ns
	t_{PLZ}			10	10.5	11.5	

7. Not production tested in die form, characterized by chip design and tested in package.

Capacitance[7]

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	TYPICAL	UNITS
Maximum Input Capacitance	C_{IN}	5.0V	T_J = 25°C	4.5	pF
Power Dissipation Capacitance (Per Buffer/Driver)	C_{PD}	5.0V	T_J = 25°C, C_L = 50pF, f = 1MHz	45	pF

7. Not production tested in die form, characterized by chip design and tested in package.

Switching Waveforms



Figure 1 – Propagation Delay - Input 1A or 2A to Output 1Y or 2Y



Figure 2 – Propagation Delay - Output Enable to Output 1Y or 2Y

Test Circuit



* Includes all probe and jig capacitance

Figure 3