

# Advanced CMOS TTL Input – 54ACT04

#### Hex Inverter Gate with LSTTL compatible inputs in bare die form

## Description

The 54ACT04 hex inverter gate is fabricated on a 1.5 $\mu$ m advanced 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device contains six independent inverters which perform the Boolean function Y = Å. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are directly compatible with both standard TTL and CMOS outputs. All inputs are protected against ESD and excess voltage transients

#### Features:

- Inputs directly accept TTL
- Outputs directly interface CMOS, NMOS and TTL

**Rev 1.1** 

08/03/21

- Outputs Source/Sink 24 mA
- Low Input Current: 1µA
- Functionally compatible with bipolar 54LS04
- Lower power alternative to bipolar logic
- Full Military Temperature Range

# **Ordering Information**

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
  + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.


For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification

# Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

# Die Dimensions in µm (mils)



# **Mechanical Specification**

Die Size (Unsawn)	1300 x 1450 51 x 57	µm mils	
Minimum Bond Pad Size	130 x 130 5.12 x 5.12	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils	
Top Metal Composition	Al 1%Si 1.1µ	m	
Back Metal Composition	N/A – Bare Si		






# Advanced CMOS TTL Input – 54ACT04


#### **Rev 1.1** 08/03/21

## Pad Layout and Functions



PAD	FUNCTION	COORDIN	ATES (mm)				
FAD		X	Y				
1	1A	0.410	1.200				
2	1Y	0.120	1.040				
3	2A	0.120	0.830				
4	2Y	0.120	0.540				
5	3A	0.120	0.260				
6	3Y	0.370	0.080				
7	GND	0.600	0.080				
8	4Y	0.830	0.080				
9	4A	1.080	0.260				
10	5Y	1.080	0.540				
11	5A	1.080	0.830				
12	6Y	1.080	1.040				
13	6A	0.790	1.200				
14	V <sub>cc</sub>	0.600	1.200				
CON	CONNECT CHIP BACK TO V <sub>CC</sub> OR FLOAT						

### Logic Diagram



## **Truth Table**

INPUTS	OUTPUT				
A	Y				
Н	L				
L	Н				
H = High level (steady state)					
L = Low level (steady state)					







# Advanced CMOS TTL Input – 54ACT04

# Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT				
DC Supply Voltage (Referenced to GND)	V <sub>cc</sub>	-0.5 to +7.0	V				
DC Input Voltage (Referenced to GND)	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> +0.5	V				
DC Output Voltage (Referenced to GND)	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V				
DC Input Current	I <sub>IN</sub>	±20	mA				
DC Output Current, per pad	Ι <sub>ουτ</sub>	±50	mA				
DC Supply Current, $V_{CC}$ or GND, per pad	I <sub>CC</sub>	±50	mA				
Power Dissipation in Still Air <sup>2</sup>	PD	750	mW				
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	C°				

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages Referenced to GND)

	· ·		· ·		,
PARAMET	ER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage		V <sub>CC</sub>	4.5	5.5	V
DC Input or Output Volta	V <sub>IN</sub> ,V <sub>OUT</sub>	0	V <sub>CC</sub>	V	
Operating Temperature F	TJ	-55	+125	°C	
Output current - High	I <sub>OH</sub>	-	-24	mA	
Output current - Low	I <sub>OL</sub>	-	24	mA	
Input Rise or Fall rate	$V_{CC} = 4.5V$	Δt/ΔV	0	10	ns/V
( $V_{IN}$ from 0.8V to 2V)	$V_{CC}$ = 5.5V	ΔυΔν	0	8	115/ V

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range GND  $\leq$  ( $V_{IN}$  or  $V_{OUT}$ )  $\leq$   $V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL				LIMITS		
	OTHEOL		CONDITIONO	25°C	85°C	FULL RANGE <sup>4</sup>	UNITS
Minimum High-Level	VIH	4.5V	V <sub>OUT</sub> = 0.1V	2	2	2	V
Input Voltage	VIH	5.5V	or $V_{CC}$ -0.1V	2	2	2	v
Maximum Low-Level	V <sub>IL</sub>	4.5V	V <sub>OUT</sub> = 0.1V	0.8	0.8	0.8	V
Input Voltage	V IL	5.5V	or $V_{CC}$ -0.1V	0.8	0.8	0.8	v
		4.5V	Ι <sub>ουτ</sub> = 50μΑ	0.1	0.1	0.1	V
		5.5V	1001 0007	0.1	0.1	0.1	
Minimum Low-Level	V <sub>OL</sub>	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5}$	0.36	0.44	0.50	V
Output Voltage	5.5V	5.5V	I <sub>OL</sub> = 24mA	0.36	0.44	0.50	
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5,6}$	-	-	1.65	V
		5.5V	$I_{OL} = 50 \text{mA}$	-	-	1.65	

4.  $-55^{\circ}C \le T_{J} \le +125^{\circ}C$  5. All outputs loaded; thresholds on input associated with output under test. 6. Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75 $\Omega$  transmission-line drive capability at 125°C



Rev 1.1

08/03/21



#### Rev 1.1 08/03/21

# DC Electrical Characteristics Continued (Voltages referenced to GND)

			, v	U		,		
PARAMETER	SYMBOL	SYMBOL V <sub>cc</sub> CONDITIONS			LIMI	LIMITS		
	OTMEOL	VCC	CONDITIONO	25°C	85°C	FULL RANGE <sup>4</sup>	UNITS	
		4.5V		4.4	4.4	4.4	V	
Minimum High-Level	V <sub>OH</sub>	5.5V	Ι <sub>ουτ</sub> = 50μΑ	5.4	5.4	5.4	V	
Output Voltage	VOH	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5}$	3.86	3.76	3.7	V	
		5.5V	I <sub>ОН</sub> = -24mA	4.86	4.76	4.7	v	
Maximum Input Leakage Current	I <sub>IN</sub>	5.5V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA	
Additional Maximum I <sub>CC</sub> / Input	ΔI <sub>CCT</sub>	5.5V	$V_{IN} = V_{CC} - 2.1V$	0.6	1.5	1.6	mA	
Minimum Dynamic	I <sub>OLD</sub>	5.5V	V <sub>OLD</sub> = 1.65V Max	-	75	50	mA	
Output Current <sup>7</sup>	I <sub>OHD</sub>	5.5V	V <sub>OHD</sub> = 3.85V Min	-	-75	-50		
Maximum Quiescent Supply Leakage Current	I <sub>CC</sub>	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	80	μA	

7. Maximum test duration 2ms, one output loaded at a time.

# AC Electrical Characteristics<sup>8</sup> $v_{cc} = 5.0V \pm 0.5V$

PARAMETER SYI	SYMBOL Vcc	V <sub>cc</sub>		LIMITS			UNITS
	OTMEDOL	V <sub>CC</sub> CONDITIONS	25°C	85°C	FULL RANGE <sup>4</sup>	UNITO	
Maximum Propagation Delay	t <sub>PLH</sub>	5.0V	C <sub>L</sub> = 50pF, Input	8.5	9	9.3	ns
Input A to Output Y (Figure 1)	t <sub>PHL</sub>	5.0V		8	8.5	9.3	115
Maximum Input	C <sub>IN</sub>	5.0V	5.0V T <sub>J</sub> = 25°C		TYPIC	AL	pF
Capacitance		0.01	1, 200		4.5		
Power Dissipation Capacitance	C <sub>PD</sub>	5.0V	$T_{J} = 25^{\circ}C,$ $C_{L} = 50pF$		30		pF

8. Not production tested in die form, characterized by chip design and tested in package.





#### Rev 1.1 08/03/21

# Switching Waveform





Figure 1 – Propagation delay, Input A to Output Y

### **Test Circuit**






Figure 2 - Test Circuit

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

