

Advanced CMOS TTL Input – 54ACT02

Quad 2-input NOR gates with LSTTL compatible inputs in bare die form

Rev 1.0 18/05/21

Description

The 54ACT02 quad 2-input NOR gate is fabricated on a 1.5µm advanced CMOS process combining high speed LSTTL performance with CMOS low power. The device performs the Boolean function Y = (A + B) or $Y = \overline{A} \cdot \overline{B}$ in positive logic. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are directly compatible with LSTTL outputs. All inputs are protected against ESD and excess voltage transients.

Features:

- Inputs directly accept TTL
- Outputs directly interface CMOS, NMOS and TTL
- Outputs Source/Sink 24 mA
- Low Input Current: 1µA
- Functionally compatible with bipolar 54LS02
- Lower power alternative to bipolar logic
- Full Military Temperature Range

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.


For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification

Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Die Dimensions in µm (mils)




Mechanical Specification

Die Size (Unsawn)	1200 x 1400 47 x 55	µm mils	
Minimum Bond Pad Size	130 x 130 5.12 x 5.12	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils	
Top Metal Composition	Al 1%Si 1.1µ	m	
Back Metal Composition	N/A – Bare Si		






Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)			
FAD	TUNCTION	X	Y		
1	1Y	0.100	0.430		
2	1A	0.140	0.100		
3	1B	0.480	0.100		
4	2Y	0.660	0.100		
5	2A	0.920	0.100		
6	2B	0.980	0.380		
7	GND	0.980	0.650		
8	3A 0.980		0.900		
9	3B	0.920	1.180		
10	3Y	0.660	1.180		
11	4A	0.480	1.180		
12	4B	0.140	1.180		
13	4Y	0.100	0.840		
14	V _{cc}	0.140	0.640		
CON	INECT CHIP BA	CK TO V _{cc} O	R FLOAT		

Logic Diagram



Pad 14 = V_{CC} Pad 7 = GND

Truth Table

INPU	JTS	OUTPUT				
Α	В	Y				
L	L	Н				
L	Н	L				
н	L	L				
Н	H L					
H = High level (steady state)						
L = L	ow leve	el (steady state)				





Advanced CMOS TTL Input – 54ACT02

Absolute Maximum Ratings¹

Rev	1	.0
18/05		21

5			
PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{cc}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±50	mA
DC Supply Current, V _{CC} or GND, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air ²	PD	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages Referenced to GND)

	0				,
PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage	V _{CC}	4.5	5.5	V	
DC Input or Output Voltage	V _{IN} ,V _{OUT}	0	V _{cc}	V	
Operating Temperature Range	TJ	-55	+125	°C	
Output current - High	I _{OH}	-	-24	mA	
Output current - Low	I _{OL}	-	24	mA	
Input Rise or Fall rate	$V_{\rm CC}$ = 4.5V	Δt/ΔV	0	10	ns/V
(V _{IN} from 0.8V to 2V)	V _{CC} = 5.5V	ΔυΔν	0	8	115/ V

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL V _{cc}			LIMITS			UNITS
		•00	CONDITIONO	25°C	85°C	FULL RANGE ⁴	UNITS
Minimum High-Level	V _{IH}	4.5V	V _{OUT} = 0.1V	2	2	2	V
Input Voltage	VIH	5.5V	or V_{CC} -0.1V	2	2	2	v
Maximum Low-Level	VIL	4.5V	V _{OUT} = 0.1V	0.8	0.8	0.8	V
Input Voltage	V IL	5.5V	or V_{CC} -0.1V	0.8	0.8	0.8	v
		4.5V	Ι _{ουτ} = 50μΑ	0.1	0.1	0.1	V
		5.5V	1001 0007	0.1	0.1	0.1	
Minimum Low-Level	V _{OL}	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5}$	0.36	0.44	0.50	V
Output Voltage	V OL	5.5V	I _{OL} = 24mA	0.36	0.44	0.50	
	4.5V 5.5V	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5,6}$	-	-	1.65	V
		$I_{OL} = 50 \text{mA}$	-	-	1.65		

4. -55°C ≤ T_J ≤ +125°C 5. All outputs loaded; thresholds on input associated with output under test. 6. Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75Ω transmission-line drive capability at 125°C





Rev 1.0 18/05/21

DC Electrical Characteristics Continued (Voltages referenced to GND)

						,	
PARAMETER	SYMBOL	V _{cc}	CONDITIONS		UNITS		
	OTMEOL		CONDITIONO	25°C	85°C	FULL RANGE ⁴	
Minimum High-Level		4.5V	Ι _{ουτ} = 50μΑ	4.4	4.4	4.4	V
	V	5.5V	ι _{ουτ} – συμλ	5.4	5.4	5.4	v
Output Voltage	V _{он}		3.86	3.76	3.7	V	
			4.86	4.76	4.7	V	
Maximum Input Leakage Current	I _{IN}	5.5V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA
Additional Maximum I _{CC} / Input	ΔI _{CCT}	5.5V	$V_{IN} = V_{CC} - 2.1V$	0.6	1.5	1.6	mA
Minimum Dynamic	I _{OLD}	5.5V	V _{OLD} = 1.65V Max	-	75	50	mA
Output Current ⁷	I _{OHD}	5.5V	V _{OHD} = 3.85V Min	-	-75	-50	IIIA
Maximum Quiescent Supply Leakage Current	I _{CC}	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	80	μA

7. Maximum test duration 2ms, one output loaded at a time.

AC Electrical Characteristics⁸ $v_{cc} = 5.0V \pm 0.5V$

PARAMETER	SYMBOL V _c	V _{cc}	CONDITIONS				UNITS
	OTHEOL	•00	CONDITIONO	25°C	85°C	FULL RANGE ⁴	onno
Maximum Propagation Delay	t _{PLH}	5.0V	C _L = 50pF, Input	8.5	9	12.2	ns
Input A to Output Y (Figure 1)	t _{PHL}	5.0V		9.5	10	12.2	113
Maximum Input	C _{IN}	5.0V	T _{.1} = 25°C		TYPIC	AL	pF
Capacitance		0.01	5.0V IJ = 25 C		4.5		P
Power Dissipation Capacitance	C _{PD}	5.0V	$T_{J} = 25^{\circ}C,$ $C_{L} = 50pF$	30		pF	

8. Not production tested in die form, characterized by chip design





Switching Waveform





Figure 1 – Propagation delay, Input A or B to Output Y

Test Circuit






Figure 2 - Test Circuit

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Rev 1.0 18/05/21