

Hex Schmitt-Trigger Inverter Logic IC in bare die form

Rev 1.0 15/02/22

Description

The 54AC14 Hex Schmitt-Trigger Inverter is fabricated using a 1.5 μ m 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device performs the Boolean function Y = \bar{A} in positive logic. Device inputs are compatible with Standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. Schmitt-Trigger inputs transform slow input rise and fall times into sharply defined jitter-free output signals. Due to the hysteresis voltage of the Schmitt trigger, the 54AC14 is useful in noisy environments.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Outputs Sink/Source 24mA
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 54HC14 or 54LS14
- Full Military Temperature Range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1400 x 1300	μm		
Die Size (Offsawii)	55 x 51	mils		
Minimum Bond Pad Size	120 x 120	μm		
Millimum Bond Pad Size	4.72 x 4.72	mils		
	7.12 7 7.12	111110		
D	350 (±20)	μm		
Die Thickness	13.78 (±0.79)	mils		
	13.76 (±0.79)	111115		
Top Metal Composition	Al 1%Si 1.1µm			
1 op Wetai Gompooition	7.1.770Θ1 1.1μ	•••		
Back Metal Composition	N/A – Bare Si			






Rev 1.0 15/02/22

Pad Layout and Functions



COORDINATES (mm) PAD **FUNCTION** Χ 1 1A 0.100 0.411 1Y 0.256 0.100 2 3 2A 0.436 0.100 4 2Y 0.711 0.100 5 3A 0.975 0.100 0.35 6 3Y 1.180 7 1.180 **GND** 0.585 4Y 1.180 8 0.830 0.975 9 4A 1.080 10 5Y 0.711 1.080 11 5A 0.436 1.080 12 6Y 0.256 1.080 13 6A 0.100 0.775 14 0.100 0.593 V_{CC} CONNECT CHIP BACK TO V_{CC}

Logic Diagram



Function Table

INPUTS	OUTPUT			
A	Y			
L	H			
H	L			
H = High level (steady state) L = Low level (steady state)				





Rev 1.0 15/02/22

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±50	mA
DC Supply Current, V _{CC} or GND, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

i		\		,
PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage	V _{CC}	2	6	V
DC Input or Output Voltage	V _{IN} ,V _{OUT}	0	V _{CC}	V
Operating Temperature Range	T _J	-55	+125	°C
Output Current – High	I _{OH}	-	-24	mA
Output Current – Low	I _{OL}	-	24	mA
Input Rise and Fall Time V _{CC} = 3.0V		0	150	
(Except Schmitt Inputs), $V_{CC} = 4.5V$	t _r , t _f	0	40	ns/V
V_{IN} from 30% to 70% V_{CC} $V_{CC} = 5.5V$		0	24	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		UNITS		
				25°C	85°C	FULL RANGE⁴	ONTO
Maximum Positive Threshold	V _{T+}	3.0V	V _{OUT} = 0.1V	2.2	2.2	2.2	V
		4.5V		3.2	3.2	3.2	
		5.5V		3.9	3.9	3.9	
Minimum Negative Threshold	V _{T-}	3.0V	V _{OUT} = 0.1V	0.5	0.5	0.5	
		4.5V		0.9	0.9	0.9	V
		5.5V		1.1	1.1	1.1	

^{4.} -55°C ≤ T_J ≤ +125°C





DC Electrical Characteristics Continued (Voltages Referenced to GND)

Rev 1.0 15/02/22

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIMI	rs	UNITS
			CONDITIONS	25°C	85°C	FULL RANGE⁴	
Maximum Hysteresis Voltage ⁵		3.0V	$V_{OUT} = 0.1V$ or V_{CC} -0.1V	1.2	1.2	1.2	V
	V _{H MAX}	4.5V		1.4	1.4	1.4	V
Thy otor colo Tollago		5.5V	0. 100 0.11	1.6	1.6	1.6	V
Minimum		3.0V	$V_{OUT} = 0.1V$ or V_{CC} -0.1V	0.3	0.3	0.3	V
Minimum Hysteresis Voltage ⁵	V _{H MIN}	4.5V		0.4	0.4	0.4	V
, storeste venage		5.5V	3. 100 3.11	0.5	0.5	0.5	V
		3.0V		2.9	2.9	2.9	
		4.5V	I _{OUT} ≤ -50μA	4.4	4.4	4.4	
		5.5V		5.4	5.4	5.4	
Minimum High-Level	V _{OH}	3.0V	$V_{IN} \le V_{T-} min,$ $I_{OH} = -12mA^6$	2.56	2.46	2.40	V
Output Voltage		4.5V	$V_{IN} \le V_{T-} min,$ $I_{OH} = -24mA^6$	3.86	3.76	3.70	
		5.5V	$V_{IN} \le V_{T-} min,$ $I_{OH} = -24 mA^6$	4.86	4.76	4.70	
		5.5V	$V_{IN} \le V_{T-} min,$ $I_{OH} = -50 mA^7$	-	-	3.85	
	V _{OL} 4. 5. 4. 5.	3.0V	I _{ουτ} ≤ 50μΑ	0.1	0.1	0.1	
		4.5V		0.1	0.1	0.1	
		5.5V		0.1 0.1	0.1		
Maximum Low-Level		3.0V	$V_{IN} \ge V_{T-} \min$, $I_{OL} = 12 \text{mA}^6$	0.36	0.44	0.5	V
Output Voltage		4.5V	$V_{IN} \ge V_{T-} min,$ $I_{OL} = 24mA^6$	0.36	0.44	0.5	
		5.5V	$V_{IN} \ge V_{T-} min,$ $I_{OL} = 24mA^6$	0.36	0.44	0.5	
		5.5V	$V_{IN} \ge V_{T-} \min$, $I_{OL} = 50 \text{mA}^7$	-	-	1.65	
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Minimum Dynamic	I _{OLD}	5.5V	V _{OLD} = 1.65V Max	- 75	75	50	mA
Output Current ⁸	I _{OHD}	5.5V	V _{OHD} = 3.85V Min	-	-75	-50	111/4
Maximum Quiescent Supply Current	I _{CC}	5.5V	V _{IN} = V _{CC} or GND	4	40	80	μA

^{5.} $V_H = (V_T +) - (V_{T} -)$ **6.** All outputs loaded; thresholds on input associated with output under test. **7.** Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75Ω transmission-line drive capability at 125°C **8.** Maximum test duration 2ms, one output loaded at a time.





Rev 1.0 15/02/22

AC Electrical Characteristics9


PARAMETER	SYMBOL	V _{cc} ¹⁰	CONDITIONS		UNITS		
				25°C	85°C	FULL RANGE⁴	Citiro
Maximum Propagation Delay, Input A or B to Output Y (Figure 1,2)	t _{PLH}	3.3V $C_L = 50pF$,		13.5	15.0	16.0	ns
	L PLH	5.0V	Input t _r =t _f = 3ns	10.0	11.0	12.0	
	t _{PHL}	3.3V	$C_L = 50pF$, Input $t_r = t_f = 3ns$	11.5	13.0	14.0	
		5.0V		8.5	9.5	10.0	
Maximum Input Capacitance	C _{IN}	5	-	4.5	4.5	4.5	pF
Power Dissipation			T _A = 25°C,	TYPICAL			pF
Capacitance Per Gate ¹¹	C _{PD}	-	$V_{CC} = 5.0V$		25		

^{9.} Not production tested in die form, characterized by chip design and tested in package. **10.** \pm 10% **11.** Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Switching Waveform

Figure 1 – Propagation Delay & Output Transition Time

Test Circuit



* Includes all probe and jig capacitance

Figure 2

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

