



NPN Transistor Bare Die, 2N6045

Rev 1.0

Darlington construction transistor in bare die form Complement to PNP 2N6042

12/07/23

Features:

- Collector current up to 8A
- Very high current gain
- Enables high impedance circuitry
- Solderable Back Metal
- High Reliability tested grades for Military + Space

Ordering Information:

The following part suffixes apply:


- No suffix - Commercial grade die
- "H" – Hi-rel grade die + MIL-STD-38534 Class H LAT
- "K" – Hi-rel grade die + MIL-STD-38534 Class K LAT.

LAT = Lot acceptance Test.

For information on Hi-Rel LAT flows please see below.

www.siliconsupplies.com/bare-die-lot-qualification

Die Dimensions in μm (mils)



DIE BACK = COLLECTOR

Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – Specific request
- Unsawn Wafer – Specific request
- With additional electrical selection – Specific request
- Sawn as pairs or adjacent pair pick – Specific request

Mechanical Specification

Die Size (Excluding Saw Street)	2100 x 2100 83 x 83	μm mils
Base Pad Size	444 x 589 17 x 23	μm mils
Emitter Pad Size	448 x 608 17 x 23	μm mils
Die Thickness	260 (± 20) 10 (± 0.79)	μm mils
Top Metal Composition	Al	
Back Metal Composition	Ti/Ni/Ag	





NPN Transistor Bare Die, 2N6045

Rev 1.0
12/07/23

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise stated


PARAMETER	SYMBOL	VALUE	UNIT
Collector-Base Voltage	V_{CB0}	100	V
Collector-Emitter Voltage	V_{CEO}	100	V
Emitter-Base Voltage	V_{EBO}	5	V
Collector Current	I_C	8	A
Base Current	I_B	120	mA
Junction Temperature	T_J	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to 150	$^\circ\text{C}$

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise stated

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Collector-Base Breakdown Voltage	$V_{(BR)CB0}$	$I_C = 100\text{mA}$	100	-	-	V
Collector-Emitter Breakdown Voltage	$V_{CEO(SUS)}$	$I_C = 30\text{mA}, I_B = 0$	100	-	-	V
Emitter-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 100\mu\text{A}$	5	-	-	V
Collector Cut-off Current	I_{CBO}	$V_{CB} = 100\text{V}, I_E = 0$	-	-	500	μA
	I_{CEO}	$V_{CE} = 50\text{V}, I_B = 0$	-	-	500	μA
Emitter Cut-off Current	I_{EBO}	$V_{EB} = 5\text{V}, I_C = 0$	-	-	2	mA
ON CHARACTERISTICS						
DC Current Gain	h_{FE}	$I_C = 3\text{A}, V_{CE} = 4\text{V}$	1000	-	20000	-
		$I_C = 8\text{A}, V_{CE} = 4\text{V}$	100	-	-	-
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = 3\text{A}, I_B = 12\text{mA}$	-	-	2	V
		$I_C = 8\text{A}, I_B = 80\text{mA}$	-	-	4	V
Base-Emitter Saturation Voltage	$V_{BE(SAT)}$	$I_C = 8\text{A}, I_B = 80\text{mA}$	-	-	4.5	V
Base-Emitter On Voltage	$V_{BE(ON)}$	$I_C = 4\text{A}, V_{CE} = 4\text{V}$	-	-	2.8	V
SMALL-SIGNAL CHARACTERISTICS¹						
Small-Signal Current Gain	$ h_{fe} $	$V_{CE} = 4\text{V}, I_C = 3\text{A}, f = 1\text{MHz}$	4	-	-	-
Output Capacitance	C_{obo}	$V_{CB} = 10\text{V}, I_E = 1\text{A}, f = 0.1\text{MHz}$	-	-	300	pF
Small-Signal Current Gain	h_{fe}	$V_{CE} = 4\text{V}, I_C = 3\text{A}, f = 1\text{KHz}$	300	-	-	-

1. Not production testing in die form, characterized by chip design and tested in package.

Internal NPN Schematic Diagram





NPN Transistor Bare Die, 2N6045

Rev 1.0
12/07/23

Typical Electrical Characteristics




Figure 1 – Switching Times




Figure 2 – Switching Times Test Circuit
(PNP – follow notes for NPN)




Figure 4 – DC Current Gain




Figure 5 – Collector Saturation Region





NPN Transistor Bare Die, 2N6045

Rev 1.0
12/07/23

Typical Electrical Characteristics




Figure 6 – “On” Voltages




Figure 7 - Capacitance




Figure 8 – Active-region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

