8Mb Async. FAST SRAM Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Netsol products, contact your nearest Netsol office.

2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Netsol reserves the right to change products or specification without notice.



S6R8016V1M, S6R8016C1M, S6R8016W1M S6R8008V1M, S6R8008C1M, S6R8008W1M 8M Async FAST SRAM

Document Title 512Kx16 & 1Mx8 Bit Asynchronous FAST SRAM

Revision History

Rev. No.	History	Draft Date	Remark
0.0	Initial Draft	Jul. 2012	Preliminary
1.0	Final spec release	Jan. 2013	Final
1.1	Add wide Vcc range support $1.65 \sim 3.6V$	Aug. 2013	Final



S6R8016V1M, S6R8016C1M, S6R8016W1M S6R8008V1M, S6R8008C1M, S6R8008W1M 8M Async FAST SRAM

512Kx16 & 1Mx8 Bit Asynchronous FAST SRAM

Features

- Fast Access Time : 10, 15ns(Max)
- CMOS Low Power Dissipation
 - Standby (TTL) : 35mA (Max.)
 - (CMOS) : 28mA (Max.) Operating : 90mA (10ns, Max.)
- 70mA (15ns, Max.) • Single 3.3 ±0.3V or 5.0 ±0.5V Power Supply - S6R80xxV1M : 3.3 ±0.3V Power Supply
- S6R80xxC1M : 5.0 ±0.5V Power Supply
- Wide range of Power Supply
- S6R80xxW1M : 1.65V ~ 3.6V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
- LB : I/O0~ I/O7, UB : I/O8~ I/O15
- Standard 44 TSOP2 Package Pin Configuration
- Operating in Commercial and Industrial Temperature range.

General Description


The S6R8016(V/C/W)1M and S6R8008(V/C/W))1M are a 8,388,608-bit high-speed Static Random Access Memory organized as 512K (1M) words by 16(8) bits. The S6R8016(V/C/ W)1M (S6R8008(V/C/W)1M) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle. And S6R8016(V/ C/W)1M allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The S6R8016(V/C/W)1M and S6R8008(V/C/W)1M are packaged in a 400mil 44-pin TSOP(II).

8Mb Asynchronous FAST SRAM Ordering Information

.				eed			TEMP	
Density	ity Org. Vcc (V) tAA(ns) tOE(ns) Part Number	Part Number	Package	ТЕМР				
		5.0	10	5	S6R8016C1M-UC(I)10	44 TSOP2		
	512Kx16	3.3	10	5	S6R8016V1M-UC(I)10	44 TSOP2		
	2.	2.5, 3.3	10	5	S6R8016W1M-UC(I)10	44 TSOP2	C : Commercial Temperature	
8Mb		1.8	15	7	S6R8016W1M-UC(I)15	44 TSOP2	I : Industrial Temperature	
		5.0	10	5	S6R8008C1M-UC(I)10	44 TSOP2		
	1Mx8	3.3	10	5	S6R8008V1M-UC(I)10	44 TSOP2		
		2.5, 3.3	10	5	S6R8008W1M-UC(I)10	44 TSOP2		
		1.8	15	7	S6R8008W1M-UC(I)15	44 TSOP2		



Logic Block Diagram - S6R8016(V/C/W)1M (512K x 16)



44 TSOP2 Package Pin Configurations(Top View) - S6R8016(V/C/W)1M (512K x 16)

A0 1	\bigcirc	44 A17
A1 2	\bigcirc	43 A16
A2 3		42 A15
A3 4		41 OE
A4 5		40 UB
CS 6		39 LB
I/O0 7		38 I/O15
I/O1 8		37 I/O14
I/O2 9		36 I/O13
I/O3 10		35 I/O12
Vcc 11	44 TSOP2	34 Vss
Vss 12		33 Vcc
I/O4 13		32 I/O11
I/O5 14		31 I/O10
I/O6 15		30 I/O9
I/O7 16		29 I/O8
WE 17		28 A18
A5 18		27 A14
A6 19		26 A13
A7 20		25 A12
A8 21		24 A11
A9 22		23 A10


Rev. 1.1 Aug. 2013

Pin Function

Pin Name	Pin Function			
A0 - A18	Address Inputs			
WE	Write Enable			
CS	Chip Select			
OE	Output Enable			
LB	Lower-byte Control(I/O0~I/O7)			
UB	Upper-byte Control(I/O8~I/O15)			
I/O0 ~ I/O15	Data Inputs/Outputs			
Vcc	Power			
Vss	Ground			
N.C	No Connection			



Logic Block Diagram - S6R8008(V/C/W)1M (1M x 8)



44 TSOP2 Package Pin Configurations(Top View) - S6R8008(V/C/W)1M (1M x 8)

		44 N.C
N.C. 1	\cup \smile	44 N.C.
N.C. 2		43 N.C.
A0 3		42 N.C.
A1 4		41 A18
A2 5		40 A17
A3 6		39 A16
A4 7		38 A15
CS 8		37 OE
I/O0 9		36 I/O7
I/O1 10		35 I/O6
Vcc 11	44 TSOP2	34 Vss
Vss 12		33 Vcc
I/O2 13		32 I/O5
I/O3 14		31 I/O4
WE 15		30 A14
A5 16		29 A13
A6 17		28 A12
A7 18		27 A11
A8 19		26 A10
A9 20		25 A19
N.C. 21		24 N.C.
N.C. 22		23 N.C.

Rev. 1.1 Aug. 2013

Pin Function

Pin Name	Pin Function			
A0 - A19	Address Inputs			
WE	Write Enable			
CS	Chip Select			
OE	Output Enable			
I/O0 ~ I/O7	Data Inputs/Outputs			
Vcc	Power			
Vss	Ground			
N.C	No Connection			



8M Async FAST SRAM

Absolute Maximum Ratings*

Pa	arameter	Symbol	Rating	Unit	
Voltage on Any Pin	3.3V Product				
Relative to VSS	5.0V Product	Vin, Vout	-0.5 to Vcc+0.5V	V	
	Wide Vcc** Product				
Voltage on Vcc Supply	3.3V Product		-0.5 to 4.6		
Relative to VSS	5.0V Product	Vin, Vout	-0.5 to 7.0	V	
	Wide Vcc** Product		-0.5 to 4.6		
Power Dissipation		PD	1.0	W	
Storage Temperature		Тѕтс	-65 to 150	°C	
Operating Temperature	Commercial	Та	0 to 70	°C	
	Industrial	Та	-40 to 85	°C	

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

** Wide Vcc Range is 1.65V ~ 3.6V

Recommended DC Operating Conditions* (TA=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min	Тур	Max	Unit
	5.0	Vcc	4.5	5.0	5.5	
Supply Voltage	3.3	Vcc	3.0	3.3	3.6	V
	Wide 2.4 ~ 3.6	Vcc	2.4	2.5/3.3	3.6	
	Wide 1.65 ~ 2.2	Vcc	1.65	1.8	2.2	
Ground		Vss	0	0	0	V
	5.0	Vih	2.2	-	Vcc+0.5	
Input High Voltage	3.3	Vih	2.0	-	Vcc+0.5	V
	Wide 2.4 ~ 3.6	Vih	2.0	-	Vcc+0.3	
	Wide 1.65 ~ 2.2	Vін	1.4	-	Vcc+0.2	
	5.0	VIL	-0.3	-	0.8	
Input Low Voltage	3.3	VIL	-0.3	-	0.8	V
	Wide 2.4 ~ 3.6	VIL	-0.3	-	0.7	
	Wide 1.65 ~ 2.2	VIL	-0.2	-	0.4	

* The above parameters are also guaranteed for industrial temperature range.



S6R8016V1M, S6R8016C1M, S6R8016W1M S6R8008V1M, S6R8008C1M, S6R8008W1M 8M Async FAST SRAM

Parameter	Symbol	Test Conditions	Test Conditions				
Input Leakage Current	L	VIN=Vss to Vcc	VIN=Vss to Vcc				μA
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc	-2	2	μA		
Operating Current**	ICC	Min. Cycle, 100% Duty Com. 10ns		-	90	mA	
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		15ns	-	70	
			Ind.	10ns	-	90	
			15ns	-	70		
Standby Current	lsв	Min. Cycle, CS=Viн		-	35	mA	
	ISB1	f=0MHz,			-	28	
Output Low Voltage Level	Vol	Vcc=4.5V, IoL=8mA, 5.0V Product			-	0.4	V
		Vcc=3.0V, IoL=8mA, 3.3V Product & Wide Vcc** Product			-	0.4	
		Vcc=2.4V, IoL=1mA, Wide Vcc** Product		-	0.4		
Vcc=1.65V, IoL=0.1mA, Wide Vcc** Product			-	0.2			
Output High Voltage Level Voн Vcc=4.5V, Ioн=-4mA, 5.0V Product			2.4	-	V		
		Vcc=3.0V, IOH=-4mA, 3.3V Product & Wide Vcc** Product			2.4	-	
		Vcc=2.4V, IOH=-1mA, Wide Vcc** Product			1.8	-	
		Vcc=1.65V, Iон=-0.1mA, Wide Vcc** Р	roduct		1.4	-	

DC and Operating Characteristics*(TA=0 to 70°C)

* The above parameters are also guaranteed for industrial temperature range.

** Wide Vcc Range is 1.65V ~ 3.6V

Capacitance*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	ТҮР	Мах	Unit
Input/Output Capacitance	Cı/o	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* Capacitance is sampled and not 100% tested.




8M Async FAST SRAM

Test Conditions*

Parameter	Value
	0 to 3.0V (Vcc=3.3V or 5.0V)
Input Pulse Level	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V (Vcc=3.3V or 5.0V)
	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1


* The above parameters are also guaranteed at industrial temperature range.




* Including Scope and Jig Capacitance



Overshoot Timing



Undershoot Timing





Functional Description (x8 Mode)

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	н	н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	х	Write	DIN	lcc

* X means Don't Care.

Rev. 1.1 Aug. 2013



Functional Description (x16 Mode)

CS	WE	OE	LB**	UB**	Mode	I/O	Supply Current	
03	VVE	UE	LD	08	WODe	I/Oo~I/O7	I/O8~I/O15	Supply Current
Н	х	X*	х	х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	х	х	Output Disable	High-Z	High-Z	Icc
L	х	х	Н	Н				
L H		H L	L	Н	Read	Dout	High-Z	
	Н		Н	L		High-Z	Dout	Icc
			L	L		Dout	Dout	
			L	Н		DIN	High-Z	
L	L	Х	Н	L	Write	High-Z	DIN	Icc
			L	L		DIN	DIN	

* X means Don't Care.


Data Retention Characteristics* (TA=0 to 70°C)

Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for	5.0V Product	5.0		<u>CS</u> ≥Vcc - 0.2V	2.0	-	5.5	v
Data Retention	3.3V Product	3.3	Vdr		2.0	I	3.6	
	Wide 2.4V ~ 3.6V	2.5/3.3	VDR		2.0	-	3.6	
	Wide 1.65V ~ 2.2V	1.8			1.5	-	3.6	
	5.0V Product	5.0		Vcc=2.0V CS≥Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	20	
Data Retention Current	3.3V Product	3.3			-	-	20	
Current	Wide 2.4V ~ 3.6V	2.5/3.3	Idr		-	-	28	mA
	Wide 1.65V ~ 2.2V	1.8		Vcc=1.5V CS≥Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	28	
Data Retention	Set-Up Time	tSDR	See Data Retention	0	I	I	ns	
Recovery Time		trdr	Wave form(below)	5	-	-	ms	

* The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form

CS controlled



- 9 -

S6R8016V1M, S6R8016C1M, S6R8016W1M S6R8008V1M, S6R8008C1M, S6R8008W1M 8M Async FAST SRAM

Read Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	•
Read Cycle Time	tRC	10	-	15	-	ns
Address Access Time	taa	-	10	-	15	ns
Chip Select to Output	tco	-	10	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	7	ns
UB, LB Access Time **	tвА	-	5	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	ns
UB, LB Enable to Low-Z Output **	tBLZ	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	7	ns
Output Disable to High-Z Output	tонz	0	5	0	7	ns
UB, LB Disable to High-Z Output **	tвнz	0	5	0	7	ns
Output Hold from Address Change	toн	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	15	ns

* The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Мах	Min	Мах	
Write Cycle Time	twc	10	-	15	-	ns
Chip Select to End of Write	tcw	7	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	12	-	ns
Write Pulse Width(OE High)	twp	7	-	12	-	ns
Write Pulse Width(OE Low)	twP1	10	-	15	-	ns
UB, LB Valid to End of Write **	tвw	7	-	12	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Write to Output High-Z	twнz	0	5	0	7	ns
Data to Write Time Overlap	tow	5	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns

* The above parameters are also guaranteed for industrial temperature range.




Timing Diagrams

Timing Waveform Of Read Cyc	e(1) (Address	s Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$,	UB, LB=VIL **)	
	1	too	- 1	

	-	iRC		
Address				
	木		木	
	4			
Data Out	Previous Valid Data		Valid Data	

** Those parameters are applied for x16 mode only.


Timing Waveform Of Read Cycle(2) (WE=VIH)



NOTES(Read Cycle)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=VIL
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

** Those parameters are applied for x16 mode only.



Timing Waveform Of Write Cycle(1) (OE Clock)

** Those parameters are applied for x16 mode only.

Address

High-Z

Timing Waveform Of Write Cycle(2) (OE=Low fixed)

** Those parameters are applied for x16 mode only.



(10)

(9)

WE

Data in

Data out

<-tWHZ(6)-►

tow


High-Z

Valid Data

tDн

-tow-


8M Async FAST SRAM



Timing Waveform Of Write Cycle(3) (CS=Controlled)

** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) (UB, LB Controlled)



NOTES(Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not . be applied because bus contention can occur. 7. Fo<u>r c</u>ommon I/O applications, minim<u>iza</u>tion or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only.



Package Dimensions

