
P-Channel 20-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low $r_{DS(on)}$ provides higher efficiency and
	extends battery life

- Low thermal impedance copper leadframe TSSOP-8 saves board space
- Fast switching speed
- High performance trench technology

PRODUCT SUMMARY				
$V_{DS}(V)$	$r_{DS(on)} m(\Omega)$	$I_{D}(A)$		
	$13 @ V_{GS} = -4.5V$	-9.5		
-20	$19 @ V_{GS} = -2.5V$	-7.9		
	$35 @ V_{GS} = -1.8V$	-5.8		



ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	±12	V
Continuos Durin Commut ^a	$T_A=25^{\circ}C$	ī	-9.5	
Continuous Drain Current ^a	$T_A = 25^{\circ} \text{C}$ $T_A = 70^{\circ} \text{C}$	¹ D	-7.7	A
Pulsed Drain Current ^b	•	I_{DM}	-30	
Continuous Source Current (Diode Conduction) ^a		I_S	-1.5	A
D D: : /: a	$T_A=25^{\circ}C$	D	1.8	W
Power Dissipation ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$]¹D	1.2	**
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Maximum	Units	
Manianana Tanastian ta Ambiant ^a	t <= 10 sec	D	70	°C/W	
Maximum Junction-to-Ambient ^a	Steady State	$R_{ heta JA}$	115		

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Analog Power AM6411P

Dawamata	Cromb a 1	T . C . I''	Limits			TT
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Static	-					
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = -250 \text{ uA}$	-0.7			
Gate-Body Leakage	Igss	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±100	nA
Zara Cata Valtaga Prain Current	Idss	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$			-10	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-20			Α
		$V_{GS} = -4.5 \text{ V}, I_D = -9.5 \text{ A}$			13	
Drain-Source On-Resistance ^A	fDS(on)	$V_{GS} = -2.5 \text{ V}, I_D = -7.9 \text{ A}$			19	mΩ
		$V_{GS} = -1.8 \text{ V}, I_D = -5.8 \text{ A}$			35	
Forward Tranconductance ^A	gs	$V_{DS} = -15 \text{ V}, I_D = -9.5 \text{ A}$		45		S
Diode Forward Voltage	V _{SD}	$I_S = 1.5 \text{ A}, V_{GS} = 0 \text{ V}$		-0.6		V
Dynamic ^b	•				•	•
Total Gate Charge	Qg	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		55.0		
Gate-Source Charge	Q_{gs}	$I_D = -9.5 \text{ A}$		7.2		nC
Gate-Drain Charge	Qgd	1D = -9.3 A		12.0		
Turn-On Delay Time	t _{d(on)}			45		
Rise Time	tr	$V_{DD} = -10 \text{ V}, R_L = 6 \Omega , ID = -1 \text{ A},$		75		nS
Turn-Off Delay Time	td(off)	VGEN = -4.5 V		240		113
Fall-Time	t_{f}			110		

Notes

a. Pulse test: $PW \le 300us duty cycle \le 2\%$.

b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


Analog Power AM6411P

Typical Electrical Characteristics


50

40

10




Output Characteristics




Transfer Characteristics

0.5




On-Resistance vs. Drain Current




 $T_A = -55^{\circ}C$

125°C

Capacitance




Gate Charge




On-Resistance vs. Junction Temperature

Analog Power AM6411P


Typical Electrical Characteristics




Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage



Single Pulse Power, Junction-to-Ambient


Normalized Thermal Transient Impedance, Junction-to-Ambient





Analog Power AM6411P

Package Information

TSSOP-8: 8LEAD







	MILLIMETERS			
DIM.	MIN.	NDM.	MAX.	
Α	1.05	1.10	1.20	
A(1)	0.05	0.10	0.15	
A(2)	0.99	1.02	1.05	
В	D.19	0.25	0.30	
C		0.127		
D	2.90	3.0D	3.10	
Ε	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
В	0.659SC			
L	0.45	0.60	0.75	
L1	0.90	1.00	1.10	
Y			0.10	
8 1	OF.	4	đ	
R	D.09		- 1	
S	0.20			