N-Channel 30-V (D-S) MOSFET


Key Features:

- Low r_{DS(on)} trench technology
- · Low thermal impedance
- · Fast switching speed
- Small Footprint DFN3x2-8L package

Typical Applications:

- Portable Computing Power Conversion
- Portable Entertainment and GPS Power Conversion

PRODUCT SUMMARY				
V _{DS} (V)	I _D (A)			
30	22 @ V _{GS} = 10V	10		
30	30 @ V _{GS} = 4.5V	8.5		



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)							
Parameter	Symbol	Limit	Units				
Drain-Source Voltage			30	V			
Gate-Source Voltage	V_{GS}	±20	V				
Continuous Drain Current ^a	T _A =25°C	I_	10				
Continuous Drain Current	T _A =70°C	l _D	7.5	Α			
Pulsed Drain Current ^b		I _{DM}	30				
Continuous Source Current (Diode Conduction) ^a		I _S	4.4	Α			
Dower Dissinction ^a	T _A =25°C	P_{D}	3.5	W			
Power Dissipation ^a	T _A =70°C	l 'D	2	VV			
Operating Junction and Storage Temperature Range		T_J,T_stg	-55 to 150	°C			

THERMAL RESISTANCE RATINGS								
Parameter	Symbol	Maximum	Units					
Maximum Junction-to-Ambient ^a	t <= 10 sec	$R_{\theta JA}$	35	°C/W				
Maximum Sunction-to-Ambient	Steady State	IN _θ JA	81	C/VV				

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature


Parameter	Symbol	Test Conditions		Тур	Max	Unit	
Static							
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, ID = 250 uA	1	1.5	3	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			±100	nA	
Zero Gate Voltage Drain Current	1	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA	
	I _{DSS}	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25		
On-State Drain Current	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	10			Α	
Drain Source On Begintance	r	$V_{GS} = 10 \text{ V}, I_{D} = 6 \text{ A}$			22		
Drain-Source On-Resistance	Γ _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$			30	mΩ	
Forward Transconductance	g_{fs}	V _{DS} = 15 V, I _D = 6 A		10		S	
Diode Forward Voltage	V_{SD}	I _S = 2.2 A, V _{GS} = 0 V		0.76		V	
		Dynamic					
Total Gate Charge	Q_g			3.06			
Gate-Source Charge	Q_{gs} $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 6 \text{ A}$		1.31		nC		
Gate-Drain Charge	Q_{gd}			0.87			
Turn-On Delay Time	$t_{d(on)}$			2.5			
Rise Time	t _r	V_{DD} = 15 V, R_L = 2.5 Ω , I_D = 6 A,	_	3.7		nS	
Turn-Off Delay Time	$t_{d(off)}$	V_{GEN} = 10 V, R_{GEN} = 6 Ω		9.4		110	
Fall-Time	t _f			3.9			

Notes


- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


Typical Electrical Characteristics





1. On-Resistance vs. Drain Current




3. On-Resistance vs. Gate-to-Source Voltage













Typical Electrical Characteristics














10. Single Pulse Maximum Power Dissipation




11. Normalized Thermal Transient Junction to Ambient

Package Information







DIM.	MILLIMETERS			INCHES			
DIM.	MIN	NDM	MAX	MIN	NDM	MAX	
Α	0.700	0.80	0.900	0.0276	0.0315	0.0354	
A1	0.00		0.05	0.000		0.002	
b	0.24	0.30	0.35	0.009	0.012	0.014	
C	0.08	0.152	0.25	0.003	0.006	0.010	
D	3	3.00 BSC			0.118 BSC		
D1	2.30	2.35	2.40	0.091	0.093	0.095	
E	2	2.00 BSC			0.079 BSC		
E1	1	1.70 BSC			0.067 BSC		
E5	1.065	1.115	1.165	0.042	0.044	0.046	
6	0.65 BSC			0.026 BSC			
L	0.20	0.275	0.400	0.008	0.011	0.0157	
K	0.56	0.61	0.66	0.022	0.024	0.026	
L1	0		0.100	0		0.004	
91	0?	10?	12?	0?	10?	12?	

Note:

- 1. All Dimension Are In mm.
- 2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
- 4. The Package Top May Be Smaller Than The Package Bottom.