# 

## CPM3-1200-0075A

Silicon Carbide Power MOSFET C3M<sup>™</sup> MOSFET Technology

Industry Leading Performance

#### Features

- High blocking voltage with low on-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Qrr)
- Easy to parallel and simple to drive
- Gold back metal

#### Benefits

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency

#### Applications

- Renewable energy
- EV battery chargers
- High voltage DC/DC converters
- Switch Mode Power Supplies

Part Number	Die Size (mm)
CPM3-1200-0075A	Please contact your sales representative to get the detailed information about die layout and dimensions.

#### **Maximum Ratings**

Symbol	Parameter	Value	Unit	
V <sub>DSmax</sub>	Drain - Source Voltage, T <sub>vj</sub> ≥ -55 °C	1200	V	
$V_{GSmax}$ <sup>1</sup>	Max Transient Gate - Source Voltage	-8/+19	V	
I <sub>D</sub> <sup>2</sup> Co	Continuous Duais Coursent t limited by T $\chi = 15V$ assumes R < 0.48 K/W	T <sub>c</sub> = 25 °C	30	А
	Continuous Drain Current, t <sub>p</sub> limited by T <sub>vjmax</sub> , V <sub>GS</sub> = 15V, assumes R <sub>th(i-c)</sub> < 0.48 K/W	T <sub>c</sub> = 100 °C	19.7	
I <sub>D(pulse)</sub> <sup>2</sup>	Pulsed Drain Current, t <sub>p</sub> limited by T <sub>vjmax</sub>			
$T_{J}$ , $T_{stg}^{2}$	T <sub>J</sub> , T <sub>stg</sub> <sup>2</sup> Operating Junction and Storage Temperature			
T <sub>Proc</sub>	Maximum Processing Temperature, in non-reactive ambient environment	325	°C	

**Inner Circuit** 

 $^{1}$  Recommended turn off / turn on gate voltage V<sub>GS</sub> -4...0/+15V

<sup>2</sup> Verified by design

All parameters 100% tested at room temperature. Non-room temperature parameters are validated by design and statistical correlation. Stress beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute-maximum-rated conditions for an extended

#### periods may affect device reliability.

(G) Gate (D) Drain

(S) Source



#### **Electrical Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note
V <sub>(BR)DSS</sub> Drain-Source Breakdown Vc	Drain Course Draskdours Valterra	1200			V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 100 μA, T <sub>VJ</sub> = 25°C	
	Drain-Source Breakdown voltage	1200			V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 100 μA, T <sub>VJ</sub> = -55°C	
V	Gate Threshold Voltage	1.8	2.5	3.6	V	$V_{DS} = V_{GS}$ , $I_{D} = 4.9$ mA, $T_{VJ} = 25^{\circ}C$	Fig. 11
$V_{\text{GS(th)}}$	Gate Threshold Voltage		2.2		V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 4.9 mA, T <sub>VJ</sub> = 175 °C	— Fig. 11
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		1	8	μA	V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 V	
I <sub>GSS</sub>	Gate-Source Leakage Current		10	100	nA	V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0 V	
R <sub>DS(on)</sub> Drain-Source On-State Resistance	Drain Source On State Desistance		75	90	mΩ	$V_{GS}$ = 15 V, $I_{D}$ = 17.9 A, $T_{VJ}$ = 25°C	Fig. 4, 5, 6
	Drain-Source On-State Resistance		122			V <sub>GS</sub> = 15 V, I <sub>D</sub> = 17.9 A, T <sub>VJ</sub> = 175 °C	
g <sub>fs</sub> Transconductance	Transcenductones		13		s	V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 17.9 A, T <sub>VJ</sub> = 25°C	— Fig. 7
	Tansconductance		12.6			V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 17.9 A, T <sub>VJ</sub> = 175 °C	
C <sub>iss</sub>	Input Capacitance		1390				
$C_{\text{oss}}$	Output Capacitance		58		pF V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1000 V		Fig. 17, 18
C <sub>rss</sub>	Reverse Transfer Capacitance		2	1		f = 1 MHz Vac = 25 mV	
E <sub>oss</sub>	Coss Stored Energy		33		μJ	VAC - 23 mV	Fig. 16
R <sub>G(int)</sub>	Internal Gate Resistance		9	1	Ω	f = 1 MHz, V <sub>AC</sub> = 25 mV	
$Q_{gs}$	Gate to Source Charge		18	1		V <sub>DS</sub> = 800 V, V <sub>GS</sub> = -4 V/15 V	
$Q_{\text{gd}}$	Gate to Drain Charge		12	7	nC $I_D = 17.9 \text{ A}$		Fig. 12
Qg	Total Gate Charge		48	7		Per IEC60747-8-4 pg 21	

### **Reverse Diode Characteristics**

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note	
V <sub>SD</sub> Diode Forwar	Diada Famuard Valtaga	4.5		V	$V_{_{\rm GS}}$ = -4 V, I $_{_{\rm SD}}$ = 8.9 A, T $_{_{\rm VJ}}$ = 25°C	Fia. 8.	
	Diode Forward Voltage	4.0		V	V <sub>GS</sub> = -4 V, I <sub>SD</sub> = 8.9 A, T <sub>VJ</sub> = 175 °C	Fig. 8, 9, 10	
t <sub>rr</sub>	Reverse Recover time	25		ns			
Q <sub>rr</sub>	Reverse Recovery Charge	109		nC	V <sub>GS</sub> = -4 V, I <sub>SD</sub> = 17.9 A, V <sub>R</sub> = 800 V dif/dt = 1925 A/µs, T <sub>VJ</sub> = 25 °C		
I <sub>rrm</sub>	Peak Reverse Recovery Current	11		А			

Note: For switching waveforms please refer to datasheet for packaged device. Part number C3M0075120J. When using SiC Body Diode the maximum recommended  $V_{GS}$  = -4V



#### **Typical Performance**

All the graphs are based on the TO-247-4L (which has higher thermal resistance than most packages used with topside sinter/solder)




Figure 1. Output Characteristics T<sub>J</sub> = -55 °C




Figure 3. Output Characteristics T<sub>J</sub> = 175 °C




Figure 5. On-Resistance vs. Drain Current For Various Temperatures




Figure 2. Output Characteristics T<sub>J</sub> = 25 °C






Figure 4. Normalized On-Resistance vs. Temperature






# CREE 🔶

### **Typical Performance**

All the graphs are based on the TO-247-4L (which has higher thermal resistance than most packages used with topside sinter/solder)





# CREE ≑

### **Typical Performance**

All the graphs are based on the TO-247-4L (which has higher thermal resistance than most packages used with topside sinter/solder)




Figure 13. 3rd Quadrant Characteristic at -55 °C





Figure 15. 3rd Quadrant Characteristic at 175 °C








Figure 14. 3rd Quadrant Characteristic at 25 °C





Figure 16. Output Capacitor Stored Energy



CPM3-1200-0075A Rev. 2, 03-2020



### **Revision History**

Revision Number	Date of Change	Brief Summary					
-	04/04/2019	Initial Release					
1	12/4/2019	<ul> <li>Removed test conditions and note section from the Maximum Ratings Table</li> <li>Updated description for all the parameters in the Maximum Ratings Table</li> <li>Updated footnotes</li> <li>Temperature note removed and embedded into every test condition</li> <li>Updated test conditions for gate threshold voltage, drain-source on-state resistance, transconductance, gate to source charge, gate to drain charge, total gate charge, diode forward voltage, reverse recovery time, reverse recovery charge and peak reverse recovery current</li> <li>Updated typical values for continuous drain current, zero gate voltage drain current, gate-source leakage current, drain-source on-state resistance, transconductance, input capacitance, reverse transfer capacitance, Coss stored energy, gate too source charge, gate to drain charge, total gate charge, reverse recovery time and reverse recovery charge</li> <li>All junction temperatures changed to virtual junction temperatures</li> <li>All graphs updated to reflect the most recent test data</li> </ul>					
2	3/30/2020	<ul> <li>Removed maximum rating comment</li> <li>Added maximum processing temperature</li> </ul>					

#### RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

#### REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

 This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems.

#### **Related Links**

- SiC MOSFET Isolated Gate Driver reference design: www.wolfspeed.com/power/Tools-and-Support
- Application Considerations for Silicon-Carbide MOSFETs: www.wolfspeed.com/power/Tools-and-Support

Copyright © 2015 - 2020 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree, the Cree logo, and Zero Recovery are registered trademarks of Cree, Inc. Cree, Inc. 4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 Fax: +1.919.313.5451 www.wolfspeed.com/power