

80V/2.6A Peak, High Frequency Full Bridge MOSFET Driver in bare die form

Rev 1.1 02/09/19

Description

This N-Channel MOSFET driver combines an input comparator to facilitate "hysteresis" with PWM operation to drive high frequency Full Bridge / H-Bridge topologies. A HEN (high enable) signal freewheels current in the lower MOSFETs whilst maintaining the upper MOSFETs in off state. Switching frequency >1MHz enables efficient drive of Switching Power Supplies, Switching Amplifiers & Voice Coil Motors. A single device can drive medium voltage brush motors & x2 devices can drive high performance stepper motors by translating short minimum "on-time" into precision micro-step capability. Propagation delays of ~55ns allow maximum calibration of control loop crossover frequency & dead-time, which adjusts close to zero for minimal distortion & precision load control.

Produced using a unique SOI (Silicon-On-Insulator) design, this device is a ruggedized electrical upgrade of the industry standard HIP4080A. The SiS4080A is specified for high performance & stability under temperature.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection
 + MIL-PRF-38534 Class H AT
- "K" MIL-STD-883 /2010A Visual Ir spection (Space)
 + MIL-PRF-38534 Viss K LAT

LAT = Lot Acceptance Tes

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification


Supply Formats:

- Default Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into PDIP or SOIC Package On request

Features:

- Latchup free operation via all-around dielectric solation
- Reduced leakage current & parasitic capacitance for improved power consumption & higher speed
- N-Channel FET full bridge with viginade chop capability
- Maximum bootstrap supply voltage 95VDC
- 1000pF load drive at ≥1MHz, t_r / t_f = 10ns
- User-programmable lead time
- Charge-pump & bootstrap maintain upper bias supplies
- DIS (Disable) pir pulls gates low
- Input ogic thresholds interface 5V to 15V logic levels
- Very I w power consumption
- Under-voltage protection
- Wide automotive temperature range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Un-sawn)	2775 x 2710 109 x 107	µm mils	
Minimum Bond Pad Size	90 x 90 3.54 x 3.54	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	Al 1%Si 1.1μ	m	
Back Metal Composition	N/A – Bare Si		






Rev 1.1 02/09/19

Pad Layout and Functions



PAD	FUNCTION	COORD	m)
			Υ
1	BHB	2648	1858
2	MEN	2648	2435
3	MS	2485	2581
4	V _{SS}	2263	2581
5	OUT	2011	2581
0	IN+	802	2581
7	IN-	509	2581
8	HDEL	201	2581
9	LDEL	37	2446
10	AHB	37	1858
11	AHO	37	1676
12	AHS	37	682
13	ALO	37	36
14	ALS	304	36
15	V _{CC}	1255	36
16	V_{DD}	1429	36
17	BLS	2380	36
18	BLO	2648	36
19	BHS	2648	682
20	ВНО	2648	1676
	CHIP BACK IS	SISOLATE	D







Rev 1.1 02/09/19

Pad Descriptions

PAD	SYMBOL	DESCRIPTION
1	внв	B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pad. Internal charge pump supplies 30uA out of initial pad to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately 12.3V.
2	HEN	High-side Enable input. Logic level input that when low overrides IN+/IN- (Pads 6 and $\frac{1}{2}$ to $\frac{1}{2}$ AHO and BHO drivers (Pads 11 and 20) in low output state. When HEN is high AHO and BHO are controlled by IN+/IN- inputs. The pad can be driven by signal levels of 0V to 15V (no greater than V_{DD}).
3	DIS	DISable input. Logic level input that when taken high sets all four outputs low. Dis high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The particle driven by signal levels of 0V to 15V (no greater than V _{DD}).
4	V _{SS}	Chip negative supply, generally will be ground.
5	OUT	OUTput of the input control comparator. This output can be used for fee back and hysteresis.
6	IN+	Non-inverting input of control comparator. If IN+ is greater that IN- Pad 7) then ALO and BHO are low level outputs and BLO and AHO are high level outputs. If IN+ is less than IN- then ALO and BHO are high level outputs and BLO and AHO are low level outputs. DIS (Pad 3) Ingh level will override IN+/IN- control for all outputs. HEN (Pad 2) low level will override IN+/IN- control of AHO and BHO. When switching in four quadrant mode, dead time in a half bridge leg is controlled by HDEL and LDEL (Pads 8 and 9).
7	IN-	Inverting input of control comparator. See IN+×₽ad 6) description.
8	HDEL	High-side turn-on DELay. Connect resistor from this pad to V _{SS} to set timing current that defines the turn-on delay of both high-side drivers. The low-side drivers turn-off with no adjustable delay, so the HDEL resistor guarantees no shoot-through by delaying the turn-or of the high-side drivers. HDEL reference voltage is approximately 5.1V.
9	LDEL	Low-side turn-on DELay. Connect resists, from this pad to V _{SS} to set timing current that defines the turn-on delay of both low-side drivers. The bigh-side drivers turn-off with no adjustable delay, so the LDEL resistor guarantees no shoot-through by delaying the turn-on of the low-side drivers. LDEL reference voltage is approximately 5.1V.
10	AHB	A High-side Bootstrap scoply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of positive capacitor to this pad. Internal charge pump supplies 30μA out of this pad to maintain bootstrap (upply) Internal circuitry clamps the bootstrap supply to approximately 12.8V.
11	AHO	A High-side Output Connect to gate of A High-side power MOSFET.
12	AHS	A High-side Spurce connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap or ago for to this pad.
13	ALO	A Lov-side Output. Connect to gate of A Low-side power MOSFET.
14	ALS	Low-side Source connection. Connect to source of A Low-side power MOSFET.
15	V _{cc}	Positive supply to gate drivers. Must be same potential as V _{DD} (Pad 16). Connect to anodes of two bootstrap diodes.
16	V _D	Positive supply to lower gate drivers. Must be same potential as V _{CC} (Pad 15). De-couple this pad to V _{SS} (Pad 4).
17	BLS	B Low-side Source connection. Connect to source of B Low-side power MOSFET.
18 💃	BLO	B Low-side Output. Connect to gate of B Low-side power MOSFET.
19	BHS	B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pad.
20	вно	B High-side Output. Connect to gate of B High-side power MOSFET.






Rev 1.1 02/09/19

Truth Table

	INPUTS				OUT	PUTS	
IN+ > IN-	HEN	U/V	DIS	ALO	АНО	BLO	BHO
Χ	Χ	X	1	0	0	0	0
0	0	0	0	1	0		0
1	1	0	0	0	1	X	0
0	1	0	0	1	0	0	1
1	0	0	0	0	0	1	0
Χ	Χ	1	X	0	<u> </u>	0	0

Functional Block Diagram (1/2 SiS4080A)





Rev 1.1 02/09/19

Absolute Maximum Ratings¹ (Voltages referenced to V_{ss} unless otherwise stated)

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{DD} , V_{CC}	-0.3 to +16	
Logic I/O Voltages	V _{IN}	-0.3 to V _{DD} +0.3	V
Voltage on AHS, BHS	V_{AHS}, V_{BHS}	-0.6 (transient) to 80V (-55 to +125°C)	V
Voltage on ALS, BLS	V_{ALS}, V_{BLS}	-2.0 (transient) to +2.0 (transient)	V
Voltage on AHB, BHB	V_{AHB}, V_{BHB}	V_{AHS} or V_{BHS} -0.3 to V_{AHS} or V_{BHS} + V_{DD}	V
Voltage on ALO, BLO	V_{ALO}, V_{BLO}	V_{ALS} or V_{BLS} -0.3 to V_{CC} +0.3	V
Voltage on AHO, BHO	V_{AHO}, V_{BHO}	V _{AHS} or V _{BHS} -0.3 to V _{AHB} or V _{BHB} +0.3	V
Input Current, HDEL or LDEL	I _{IN}	-5 to 0	mA
Phase Slew rate	-	20	V/ns
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Junction Temperature	T _J	-40 to 125	°C
Power Dissipation in Still Air ²	P _D	ttyd	mW

Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.

Measured in package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions (Voltages referenced to Vss unless otherwise stated)

PARAMETER	SYMIOL	MIN	MAX	UNIT
Operating Temperature	Ţ	-40	+125	°C
DC Supply Voltage	V _{DL} X _{CC}	+9.5	+15	V
Voltage on ALS, BLS	V.s, V _{BLS}	-1.0	+1.0	V
Voltage on AHB, BHB	V_{AHB}, V_{BHB}	V _{AHS} or V _{BHS} +5	V _{AHS} or V _{BHS} +15	V
Input Current, HDEL or LDEL	I _{IN}	-500	-50	μA

DC Electrical Characteristics $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V$, $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = 0V$, $V_{BHB} = 12V$, $V_{SS} = V_{ALS} = V_{BHS} = 0V$, $V_{CC} = V_{CC} = V_{CC} = 100$ K, $V_{CC} = 100$ K, V

	•					
PARAMETER	SYMBOL	CONDITIONS		UNITS		
FAINAIVIL	STWIDOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENTS AND CHARGE PUMPS						
V _D ¥Quiescent ★ Current	I _{DD}	IN- = 2.4V, Other inputs = 0V	8	11	14	mΛ
V _{DD} Operating Current	I _{DDO}	Outputs switching f = 500kHz, No load	9	12	15	- mA
V _{CC} Quiescent Current	I _{cc}	IN- = 2.4V, Other inputs = 0V $I_{ALO} = I_{BLO} = 0$	-	25	80	μΑ
V _{CC} Operating Current	I _{cco}	f = 500kHz, No load	1	1.25	2.0	mA





Rev 1.1 02/09/19

DC Electrical Characteristics continued

 $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V, \ V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V, \ R_{HDEL} = R_{LDEL} = 100K, \ T_{J} = -40 \ to \ +125 ^{\circ}C$

PARAMETER	SYMBOL CONDITIONS	LIMITS			NNTS	
PARAMETER	STWIBOL	CONDITIONS	MIN	TYP	MAX	GUIIS
AHB, BHB Quiescent Current – Qpump Output Current	I _{АНВ} , I _{ВНВ}	IN- = 2.5V, Other inputs = 0V, $I_{AHO} = I_{BHO} = 0$, $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 10V$	-50	-25	4	μА
AHB, BHB Operating Current	I _{AHBO} , I _{BHBO}	f = 500kHz, No load	0.62	(2)	1.5	mA
AHS, BHS, AHB,BHB Leakage Current	I _{HLK}	$V_{BHS} = V_{AHS} = 80V,$ $V_{AHB} = V_{BHB} = 93V$	- (9.02	1.0	μΑ
AHS - AHS, BHB - BHS Qpump Output Voltage	V _{AHB} - V _{AHS} V _{BHB} - V _{BHS}	I _{AHB} = I _{BHB} = 0, No Load	11.5	12.6	14.0	V
INPUT COMPARATOR	R PADS: IN+, I	N-, OUT	V			
Offset Voltage	Vos	Common-mode voltage range	-10	0	+10	mV
Input Bias Current	I _{IB}	X	0	0.5	2	
Input Offset Current	I _{os}	.	-1	0	+1	μA
Input Common Mode Voltage Range	CMVR		1	-	V _{DD} -1.5	V
Voltage Gain	A _{VOL}	V -	10	25	-	V/mV
OUT High Level Output Voltage	V _{OH}	IN+ > IN-, I _{OH} = -250μA	V _{DD} -0.4	-	-	V
OUT Low Level Output Voltage	V _V	N+ < IN-, I _{OL} = +250μA	-	-	0.04	V
Low Level Output Current	l _{oL}	V _{OUT} = 6V	6.5	14	19	mA
High Level Output Current	I _{OH}	Vout - OV	-17	-10	-3	IIIA
INPUT PADS: DIS						
Low Love' Input Voltage	V _{IL}	Full Operating Conditions	-	-	1	V
₩igh Level Input Voltage	V _{IH}	Full Operating Conditions	2.5	-	-	V
Input Voltage Hysteresis	-	-	-	35	-	mV
Low Level Input Current	I _{IL}	V _{IN} = 0V, Full Operating Conditions	-130	-100	-75	μΑ
High Level Input Current	I _{IH}	V _{IN} = 5V, Full Operating Conditions	-1	-	+1	μ, ,





Rev 1.1 02/09/19

DC Electrical Characteristics continued

 $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V$, $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V$, $R_{HDEL} = R_{LDEL} = 100K$, $T_{J} = -40$ to $+125^{\circ}C$

PARAMETER	SYMBOL CONDITIONS			NWTS		
FANAMETEN	STWIDOL	CONDITIONS	MIN	TYP	MAX	duis
Low Level Input Voltage	V _{IL}	Full Operating Conditions	-	-	1	V
High Level Input Voltage	V _{IH}	Full Operating Conditions	2.5	2	-	v
Input Voltage Hysteresis	-	-	-	331	-	mV
Low Level Input Current	I _{IL}	V _{IN} = 0V, Full Operating Conditions	-260	-200	-150	
High Level Input Current	I _{IH}	V _{IN} = 5V, Full Operating Conditions	NO.	-	+1	μA
TURN_IN DELAY PAD	S: LDEL AND	HDEL				
LDEL, HDEL Voltage	V _{HDEL} , V	I _{HDEL} = I _{LDEL} = -100 μA	4.9	5.1	5.3	V
GATE DRIVER OUTPU	JT PINS: ALO	, BLO, AHO AND BHC				
Low Level Output Voltage	V _{OL}	I _{OUT} = 100p/A	0.7	0.85	1.0	μΑ
High Level Output Voltage	V _{CC} - V _{OH}	L _{OUT} = -100mA	0.8	0.95	1.1	μΛ
Peak Pull-up Current	I _O +	V _{OUT} = 0V	1.7	2.6	3.8	
Peak Pull-down Current	I _O -	V _{OUT} = 12V	1.7	2.4	3.3	A
Under Voltage, Rising Threshold	UV	<u> </u>	8.1	8.8	9.4	
Under Voltage, Falling Threshold	UV	-	7.6	8.3	8.9	V
Under Voltage, Hysteresis	HYS	-	0.25	0.4	0.65	

AC Electrical Characteristics

 $V_{DD} = V_{CC} = V_{AB} = V_{BHB} = 12V$, $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V$, $V_{AB} = V_{AB} = 10K$, $V_{AB} = 10K$, $V_{AB} = V_{AB} = 10K$, $V_{AB} = 10K$, V_{AB

*ARAMETER	SYMBOL CONDITIONS	CONDITIONS		UNITS		
		MIN	TYP	MAX	UNITS	
Lower Turn-off Propagation Delay (IN+/IN- to ALO/BLO)	T _{LPHL}	-	-	40	70	ns
Upper Turn-off Propagation Delay (IN+/IN- to AHO/BHO)	T _{HPHL}	-	-	50	80	113





Rev 1.1 02/09/19

AC Electrical Characteristics continued

 $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V$, $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V$, $V_{HDEL} = V_{LDEL} = 10K$, $V_{LD} = -40$ to +125°C, $V_{LD} = -40$ °C.

PARAMETER	SYMBOL CONDITIONS	LIMITS			UN TS	
PARAMETER	STIVIBUL	CONDITIONS	MIN	TYP	MAX	div.13
Rise Time	T _R	-	-	10	25	ne
Fall Time	T _F	-	-	10	25	ns
Turn-on Input Pulse Width	TP _{WIN-ON}	-	50	<	1	
Turn-off Input Pulse Width	TP _{WIN-OFF}	-	40	4	-	ns
Disable Turn-off Propagation Delay (DIS - Lower Outputs)	T _{DISLOW}	-	- (45	75	
Disable Turn-off Propagation Delay (DIS - Upper Outputs)	T _{DISHIGH}	-	Vis	55	85	ns
Disable to Lower Turn-on Propagation Delay	T _{DLPLH}	- _* * /	-	45	70	ns
Refresh Pulse Width (ALO and BLO)	T _{REF-PW}	-4	240	380	500	ns
Disable to Upper Enable (DIS - AHO and BLO)	T _{UEN}		-	480	630	ns
HEN-AHO, BHO Turn-off, Propagation Delay	T _{HEN-PHL}	R _{HDEL} = R _{LDEL} = 10K	-	40	70	ns
HEN-AHO, BHO Turn-on, Propagation Delay	T _{HEN} LH)	-	60	90	ns

Timing Diagrams





Figure 1 – Bistate Mode






Rev 1.1 02/09/19

Timing Diagrams continued










Rev 1.1 02/09/19

Typical Application



DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

