

# CMOS High Voltage Logic – CD4541B

#### Programmable Timer in bare die form

### Description

The CD4541B programmable timer consists of a 16-stage binary counter, integrated oscillator for use with an external capacitor and x2 resistors, an automatic power-on reset circuit and output control logic. Power-on triggers automatic reset circuitry to initialize all counters. With power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16-stage counter divides the oscillator frequency ( $f_{osc}$ ) with the nth stage frequency being  $f_{osc}/2^n$ . Counter increments on positive clock edge.

## **Ordering Information**

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection Space)
  + MIL-PRF-38534 Class K LAT
- LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification

# Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

#### Features:

- Available outputs  $2^8$ ,  $2^{10}$ ,  $2^{13}$  or  $2^{16}$
- Built-in low-power RC oscillator DC to 100kHz
- External clock option (Pad 2) overrides oscillator
- Use as 2<sup>n</sup> frequency divider or single transition timer
- Q/Q select provides cutput logic level flexibility
- Auto or master restriction bles oscillator for lower P<sub>D</sub>
- CD4K process benefits: Wide supply voltage range; Symmetrical outputs; Low I<sub>Q</sub>; High noise immunity
- Direct drop in replacement for obsolete components in long term programs.

# Die Dimensions in µm (mils)

←	1300	D (51)	
			1430 (56)

## **Mechanical Specification**

Die Size (Unsawn)	1300 x 1430 51 x 56	µm mils	
Minimum Bond Pad Size	85 x 85 3.35 x 3.35	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils	
Top Metal Composition	Al 1%Si 1.1µm		
Back Metal Composition	N/A – Bare S	Si	



#### Rev 1.0 11/06/20



## Pad Layout and Functions

Rev 1.0 11/06/20



			$\frown$	
ΡΔΠ	FUNCTION	COORDIN	ATES (mm)	
	1 on on on	Х	Y	
1	R <sub>tc</sub>	0.7595	0.1080	
2	C <sub>tc</sub>	1.1070	0.1530	
3	R <sub>s</sub>	1.1070	0.6115	
4	A	1.1070	0.8745	
5	MF	1.1070	1.1690	
6	VSS	0.8225	1.2370	
70	Q 0.512		1.2370	
0	Q/Q SELECT	0.1080	1.1635	
9	MODE	0.1080	0.7955	
10	A	0.1080	0.5495	
11	В	0.1080	0.1815	
12	V <sub>DD</sub>	0.3345	0.1080	
CON	NECT CHIP BA	CK TO V <sub>DD</sub> C	R FLOAT	

## Frequency Selection Table

A	В	Number of Counter stages "n"	Count 2 <sup>n</sup>
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536





#### Rev 1.0 11/06/20

#### Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to V <sub>SS</sub> )	V <sub>DD</sub>	-0.5 to +20	V
DC Input or Output Voltage (Referenced to $V_{SS}$ )	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	2
Input Current or Output Current (per Pad)	I <sub>IN</sub> , I <sub>OUT</sub>	±10	mA
Power Dissipation in Still Air <sup>2</sup>	PD	750	mW

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

# Recommended Operating Conditions<sup>3</sup> (Voltages reference to Vss)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V <sub>DD</sub>	3.0	8	V
DC Input Voltage, Output Voltage	V <sub>IN</sub> , V <sub>OUT</sub>	0	VDD	V
Operating Temperature Range	TJ	-55	+125	°C

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$ . Unused inputs must evaluate to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

## DC Electrical Characteristics (Voltages referenced to Vss)

PARAMETER	SYMBOL		LIMITS			UNITS	
	OTHEOL	•00		25°C	85°C	FULL RANGE <sup>4</sup>	onno
Minimum High-Level Output Voltage		51	$V_{\rm IN} = 0 \text{ or } V_{\rm DD}$	4.95	4.95	4.95	
	V <sub>он</sub>	0∨_	$V_{IN} = 0 \text{ or } V_{DD}$	9.95	9.95	9.95	V
		15V	$V_{IN} = 0 \text{ or } V_{DD}$	14.95	14.95	14.95	
Maximum Low-Level Output Voltage		5V	$V_{IN} = V_{DD} \text{ or } 0$	0.05	0.05	0.05	
	VOL	10V	$V_{IN} = V_{DD}$ or 0	0.05	0.05	0.05	V
	, U	15V	$V_{IN} = V_{DD} \text{ or } 0$	0.05	0.05	0.05	
	V <sub>IH</sub>	5V	$V_0 = 0.5 \text{ or } 4.5 \text{V}$	3.5	3.5	3.5	V
Input Voltage		10V	V <sub>o</sub> = 1.0 or 9.0V	7.0	7.0	7.0	
		15V	V <sub>o</sub> = 1.5 or 13.5V	11	11	11	
Maximum	V <sub>IL</sub>	5V	V <sub>o</sub> = 4.5 or 0.5V	1.5	1.5	1.5	V
Input Votage		10V	V <sub>o</sub> = 9.0 or 1.0V	3.0	3.0	3.0	
×		15V	V <sub>o</sub> = 13.5 or 1.5V	4.0	4.0	4.0	
Minimum Output (Source) Current		5V	V <sub>OH</sub> = 2.5V	-6.2	-5	-3	
	I <sub>OH</sub>	5V	V <sub>OH</sub> = 4.6V	-1.9	-1.55	-1.08	mA
		10V	V <sub>OH</sub> = 9.5V	-5	-4	-2.8	
		15V	V <sub>OH</sub> = 13.5V	-12.6	-10	-7.2	

-55°C ≤ T<sub>J</sub> ≤ +125°C





# CMOS High Voltage Logic – CD4541B

#### Rev 1.0 11/06/20

Characte	ristics	(Voltages reference	d to V <sub>SS</sub> )			11/06/20
SYMBOL	Vpp	CONDITIONS	LIMITS			
••••••	- 00		25°C	85°C	FULL RANGE	
	5V	$V_{OL} = 0.4V$	1.9	1.55	1.08	
I <sub>OL</sub>	10V	V <sub>OL</sub> = 0.5V	5	4	2.8	mA
	15V	V <sub>OL</sub> = 1.5V	12.6	10	2	
I <sub>IN</sub>	15V	$V_{IN} = V_{DD} \text{ or } V_{SS}$	±0.1	±0.1	<b>1</b> .0	μA
	5V		5	5	150	
I <sub>DD</sub>	10V	$V_{IN} = V_{DD}$ or $V_{SS}$	10	19	300	μA
	15V		20	20	600	
	20V		100	100	3000	
	SYMBOL I <sub>OL</sub> I <sub>IN</sub>	SYMBOL $V_{DD}$ $SYMBOL$ $V_{DD}$ $I_{OL}$ $5V$ $I_{OL}$ $10V$ $I_{IN}$ $15V$ $I_{DD}$ $5V$ $10V$ $15V$ $20V$	Characteristics (Voltages referenceSYMBOL $V_{DD}$ CONDITIONS $I_{OL}$ $5V$ $V_{OL} = 0.4V$ $I_{OL}$ $10V$ $V_{OL} = 0.5V$ $I_{OL}$ $15V$ $V_{OL} = 1.5V$ $I_{IN}$ $15V$ $V_{IN} = V_{DD}$ or $V_{SS}$ $I_{DD}$ $5V$ $V_{IN} = V_{DD}$ or $V_{SS}$ $I_{DD}$ $15V$ $V_{IN} = V_{DD}$ or $V_{SS}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

## AC Electrical Characteristics<sup>6</sup>

PARAMETER	SYMBOL		CONDITIONS	CONDITIONS		LIMITS		
	OTHEOL	• 00	*	25°C	85°C	FULL RANGE <sup>4</sup>	onno	
Maximum Clock		5V	$C_{L} = 50 pr,$	1.5	1.5	0.75		
Frequency (Figure 1)	f <sub>max</sub>	10V	$R_{L} = 200 k\Omega$	4	4	2	MHz	
		15V	$t_r = 1 = 20$ ns	6	6	3		
Maximum Propagation Delay, Clock to Q, Q (Figure 1)	<b>0</b> 8	5V	$C_l = 50 pF_l$	10.5	10.5	21		
	2°, t <sub>PLH.</sub> t <sub>PHL</sub>	10V	$\mathbf{F}_{L} = 200 \mathrm{k}\Omega$	3.8	3.8	7.6	μs	
		15V	$t_r = t_f = 2011S$	2.9	2.9	5.8		
	2 <sup>16</sup> t <sub>pt и</sub> tppt	5v	$\begin{array}{l} C_{L} = 50 \text{pF}, \\ R_{L} = 200 \text{k}\Omega \\ t_{r} = t_{f} = 20 \text{ns} \end{array}$	18	18	36	μs	
		10V		10	10	20		
		15V		7.5	7.5	15		
Maximum Output		5V	$\begin{array}{l} C_{\text{L}} = 50 \text{pF}, \\ R_{\text{L}} = 200 \text{k}\Omega \\ t_{\text{r}} = t_{\text{f}} = 20 \text{ns} \end{array}$	360	360	720		
Transition Time	t <sub>TLH</sub>	10V		180	180	360	ns	
Any Output (Fig.1,		15V		130	130	260		
Maximum Output		5V	C <sub>L</sub> = 50pF,	200	200	400		
Transitor Time,	t <sub>THL</sub>	10V	$R_L = 200k\Omega$	100	100	200	ns	
Any Output (Fig. 1)	ny Output (Fig. 1)	15V	$t_r = t_f = 20ns$	80	80	160		
Maximum Input Capacitance	C <sub>IN</sub>	-	$T_A = 25^{\circ}C$ $V_{IN} = 0V$	7.5	7.5	7.5	pF	

5. With AUTO RESET enable additional current drain at 25°C is:

200µA (Max) at 5V;

500µA (Max) at 15V.

6. Not production tested in die form, characterized by chip design and tested in package.



<sup>350</sup>µA (Max) at 10V;



## Timina Requirements<sup>6</sup>

PARAMETER	SYMBOL	V <sub>DD</sub>	CONDITIONS	LIMITS				
				25°C	85°C	FULL RANGE <sup>4</sup>		
Minimum		5V	$C_{\rm L} = 50  \rm pF$	900	1800	1800	$\mathbf{N}$	
Pulse Width, Master Reset or Clock	t <sub>w</sub>	10V	$R_{L} = 200k\Omega$ $t_{r} = t_{f} = 20ns$	300	600	600	ns	
		15V		225	450	450		
Maximum Rise and Fall Time, Clock (Figure 1)	t <sub>r</sub> , t <sub>f</sub>	5V 10V 15V	$\begin{array}{l} C_L = 50 \text{pF}, \\ R_L = 200 \text{k}\Omega \\ t_r = t_f = 20 \text{ns} \end{array}$	Unlimited		μs		

## **Operating Characteristics**

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master-Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto-Reset pin when set to a "1" provides a low power operation. The RC oscillator will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 R_{tc}C_{tc}}$$
 if (1 kHz ≤ f ≤ 100 kHz)

and  $R_s \approx 2 R_{tc}$  where  $R_s \ge 10 k\Omega$ 

The time select inputs (A and B) provide a two bit address to output any one of four counter stages ( $2^8$  ( $2^{10}$ ,  $2^{10}$ ,  $2^{10}$ , and  $2^{16}$ ). The  $2^n$  counts as shown in the Frequency Selection Table represent the Q output of the Nth stage of the counter. When A is "1",  $2^{16}$  is selected for both s at s of B. However, when B is "0", normal counting is interrupted and the 9<sup>th</sup> counter stage

#### Switching Waveform

receives its no ectly from the oscillator (i.e., effectively computing  $2^8$ ).

The  $\sqrt{Q}$  select output control pin provides for a choice of output level. When the counter is in a reset condition and  $Q/\overline{Q}$  select pin is set to a "0" the Q output is a "0", correspondingly when  $Q/\overline{Q}$  select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the Rs flip-flop (see Expanded Logic Diagram) resets, counting commences, and after 2n-1 counts the Rs flip-flop sets which causes the output to change state. Hence, after another 2n-1 counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.







**Rev 1.0** 

11/06/20



# CMOS High Voltage Logic – CD4541B

### Expanded Logic Diagram

Rev 1.0 11/06/20



DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

