



CMOS High Voltage Logic – CD40106B

Hex Schmitt Trigger Inverter in bare die form

Rev 1.0
17/02/2023

Description

The CD40106B Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N-channel and P-channel enhancement transistors. The positive and negative going threshold voltages, V_{T+} and V_{T-} , show low variation with respect to temperature (typ. $0.0005V/^\circ C$ at $V_{CC} = 10V$), and hysteresis, $V_{T+} - V_{T-} \geq 0.2V_{DD}$ is guaranteed. All inputs are protected from damage due to static discharge by diode clamps to V_{CC} and GND.

Features:

- Wide supply voltage range: 3V to $15V$
- High noise immunity: $0.70V_{DD}$ (typ.)
- Low power TTL compatibility:
 - Fan out of 2 driving 74L or 1 driving 74LS
- Hysteresis:
 - $0.40V_{DD}$ (typ.)
 - $0.20V_{DD}$ (guaranteed).

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- "H" - MIL-STD-883 /2010B Visual Inspection
+ MIL-PRF-38534 Class H LAT
- "K" - MIL-STD-883 /2010A Visual Inspection (Space)
+ MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in μm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- * Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350 μm (14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1680 x 1070 66.14 x 42.13	μm mils
Minimum Bond Pad Size	105 x 105 4.713 x 4.13	μm mils
Die Thickness	350 (± 20) 13.78 (± 0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1 μm	
Back Metal Composition	N/A – Bare Si	






CMOS High Voltage Logic – CD40106B

Rev 1.0

17/02/2023


Pad Layout and Functions



PAD	FUNCTION	COORDINATES (μm)	
		X	Y
1	A	90	75
2	G = \bar{A}	435	85
3	B	600	75
4	H = \bar{C}	885	85
5	C	1135	80
6	I = \bar{C}	1485	210
7	V _{SS}	1485	390
8	J = \bar{D}	1495	870
9	D	1180	880
10	K = \bar{E}	1010	875
11	E	730	880
12	L = \bar{F}	445	870
13	F	85	805
14	V _{DD}	95	625

CONNECT CHIP BACK TO V_{DD}

Logic Diagram



Function Table

INPUT	OUTPUT
L H	H L



CMOS High Voltage Logic – CD40106B

Rev 1.0

17/02/2023

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage	V _{DD}	-0.5 to V _{CC} +18	V _{DC}
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	V _{DC}
Recommended Operating V _{DD} range	V _{DD}	3 to 15	V
Maximum Power Dissipation ²	P _D	700	mW
Storage Temperature Range	T _{STG}	-65 to +150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions (V_{SS} = 0V unless otherwise specified)

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage	V _{DD}	3 to 15	V _{DC}
Input Voltage	V _{IN}	0 to V _{DD}	V _{DC}
Operating Temperature Range	T _A	-55 to +125	°C

DC Electrical Characteristics³ T_A = 25°C unless otherwise stated

PARAMETER	SYMBOL	V _{DD}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ³	
Maximum Quiescent Device Current	I _{DD}	5V	I _{OUT} ≤ 1μA	4	30	30	μA
		10V		8	60	60	
		15V		16	120	120	
Maximum Low-Level Output Voltage	V _{OL}	5V	I _{OUT} ≤ 1μA	0.05	0.05	0.05	V
		10V		0.05	0.05	0.05	
		15V		0.05	0.05	0.05	
Minimum High-Level Output Voltage	V _{OH}	5V	I _{OUT} ≤ 1μA	4.95	4.95	4.95	V
		10V		9.95	9.95	9.95	
		15V		14.95	14.95	14.95	
Minimum Negative-Going Threshold Voltage	V _{T-MIN}	5V	V _{OUT} = 4.5V	0.7	0.7	0.7	V
		10V	V _{OUT} = 9V	1.4	1.4	1.4	
		15V	V _{OUT} = 13.5V	2.1	2.1	2.1	
Maximum Negative-Going Threshold Voltage	V _{T-MAX}	5V	V _{OUT} = 4.5V	2.0	2.0	2.0	V
		10V	V _{OUT} = 9V	4.0	4.0	4.0	
		15V	V _{OUT} = 13.5V	6.0	6.0	6.0	
Minimum Positive - Going Threshold Voltage	V _{T+ MIN}	5V	V _{OUT} = 0.5V	3.0	3.0	3.0	V
		10V	V _{OUT} = 1V	6.0	6.0	6.0	
		15V	V _{OUT} = 1.5V	9.0	9.0	9.0	

3. -55°C ≤ T_J ≤ +125°C





CMOS High Voltage Logic – CD40106B

Rev 1.0

16/07/2021

DC Electrical Characteristics $T_A = -55$ to $+125^\circ\text{C}$ unless otherwise stated

PARAMETER	SYMBOL	V_{DD}	CONDITIONS	GUARANTEED LIMITS			UNITS
				25°C	85°C	FULL RANGE ³	
Maximum Positive - Going Threshold Voltage	$V_{T+ \text{ MAX}}$	5V	$V_{OUT} = 0.5\text{V}$	4.3	4.3	4.3	V
		10V	$V_{OUT} = 1\text{V}$	8.6	8.6	8.6	
		15V	$V_{OUT} = 1.5\text{V}$	12.9	12.9	12.9	
Minimum Hysteresis Voltage ($V_{T+} - V_{T-}$)	$V_{H \text{ MIN}}$	5V		1.0	1.0	1.0	V
		10V		2.0	2.0	2.0	
		15V		3.0	3.0	3.0	
Maximum Hysteresis Voltage ($V_{T+} - V_{T-}$)	$V_{H \text{ MAX}}$	5V		3.6	3.6	3.6	V
		10V		7.2	7.2	7.2	
		15V		10.8	10.8	10.8	
LOW Level Output Current ⁴	I_{OL}	5V	$V_{OUT} = 0.4\text{V}$	0.52	0.44	0.36	mA
		10V	$V_{OUT} = 0.5\text{V}$	1.30	1.10	0.90	
		15V	$V_{OUT} = 1.5\text{V}$	3.60	3.00	2.4	
HIGH Level Output Current ⁴	I_{OH}	5V	$V_{OUT} = 4.6\text{V}^*$	-0.52	-0.44	-0.36	mA
		10V	$V_{OUT} = 9.5\text{V}^*$	-1.30	-1.10	-0.90	
		15V	$V_{OUT} = 13.5\text{V}^*$	-3.60	-3.00	-2.4	
Input Current	I_{IN}	15V	$V_{IN} = 0\text{V}$	-0.30	-0.30	-1.0	μA
		15V	$V_{IN} = 15\text{V}$	0.30	0.30	1.0	

4. I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics⁵ $T_A = 25^\circ\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{k}\Omega$ unless otherwise stated

PARAMETER	SYMBOL	V_{DD}	CONDITIONS	TYPICAL	MAX	UNITS
Maximum Propagation Delay, Input to Output (Figure 3)	t_{PLH}, t_{PHL}	5V	$t_r = t_f = 20\text{ns}$	220	400	ns
		10V		80	200	
		15V		70	160	
Maximum Output Rise and Fall Time (Figure 3)	t_{TLH}, t_{THL}	5V	$t_r = t_f = 20\text{ns}$	100	200	ns
		10V		50	100	
		15V		40	80	
Input Capacitance	C_{IN}	-	Any Input	5	7.5	pF
Power Dissipation Capacitance Per Gate ⁶	C_{PD}	-	-	TYPICAL		pF
				14		

5. Not production tested in die form, characterized by chip design.

6. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.








CMOS High Voltage Logic – CD40106B

Rev 1.0

16/07/2021

Typical Characteristics





CMOS High Voltage Logic – CD40106B

Rev 1.0

16/07/2021

Typical Characteristics continued




Figure 4 – Hysteresis Waveform

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.