



High Speed CMOS Logic – 74HC373

8-bit transparent D-Type Latch with 3-State Outputs in bare die form

Rev 1.0
10/03/21

Description

The 74HC373 consists of eight D-type transparent latches fabricated using a 2.5µm 5V CMOS process to combine high speed performance LSTTL performance with CMOS low power consumption. Each latch is equipped with separate D-Type inputs and 3-State outputs for bus oriented applications. Data output changes asynchronously and data may be latched even when the outputs are not enabled. Device inputs accept standard CMOS outputs or LSTTL outputs using pull-up resistors. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

Ordering Information

The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection


For High Reliability versions of this product please see

[54HC373](#)

Features:

- Output Drive Capability: 15 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 74LS373.

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1460 x 1550 57 x 61	µm mils
Minimum Bond Pad Size	108 x 108 4.25 x 4.25	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






High Speed CMOS Logic – 74HC373

Rev 1.0


10/03/21

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	$\overline{OE}$	0.1205	0.597
2	1Q	0.1205	0.3595
3	1D	0.1205	0.122
4	2D	0.413	0.1225
5	2Q	0.582	0.1225
6	3Q	0.7415	0.1225
7	3D	0.913	0.1225
8	4D	1.234	0.116
9	4Q	1.232	0.29
10	GND	1.232	0.51
11	LE	1.232	0.842
12	5Q	1.232	1.0795
13	5D	1.232	1.317
14	6D	0.9395	1.3165
15	6Q	0.7705	1.3165
16	7Q	0.611	1.3165
17	7D	0.4395	1.3165
18	8D	0.1185	1.323
19	8Q	0.1205	1.149
20	V _{CC}	0.1205	0.929
CONNECT CHIP BACK TO V _{CC} OR FLOAT			

Logic Diagram



Pad 10 = GND, Pad 20 = V_{CC}

Truth Table

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	No Change
H	X	X	Z
H = High level (steady state) L = Low level (steady state) Z = High Impedance X = Don't care			





High Speed CMOS Logic – 74HC373

Rev 1.0

10/03/21

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V_{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V_{IN}	-1.5 to $V_{CC} + 1.5$	V
DC Output Voltage (Referenced to GND)	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
DC Input Current, per pad	I_{IN}	± 20	mA
DC Output Current, per pad	I_{OUT}	± 35	mA
DC Supply Current, V_{CC} or GND	I_{CC}	± 75	mA
Power Dissipation in Still Air ²	P_D	750	mW
Storage Temperature Range	T_{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETER	SYMBOL		MIN	MAX	UNITS
Supply Voltage	V _{CC}		2	6	V
DC Input or Output Voltage	V _{IN} , V _{OUT}		0	V _{CC}	V
Operating Temperature Range	T _J		-40	+85	°C
Input Rise or Fall Times	t _r , t _f	V _{CC} = 2V	0	1000	ns
		V _{CC} = 4.5V	0	500	
		V _{CC} = 6.0V	0	400	

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum High-Level Input Voltage	V_{IH}	2.0V	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{OUT} \leq 20\mu A$	1.5	1.5	1.5	V
		4.5V		3.15	3.15	3.15	
		6.0V		4.2	4.2	4.2	
Maximum Low-Level Input Voltage	V_{IL}	2.0V	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{OUT} \leq 20\mu A$	0.5	0.5	0.5	V
		4.5V		1.35	1.35	1.35	
		6.0V		1.8	1.8	1.8	
Minimum High-Level Output Voltage	V_{OH}	2V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \leq 20\mu A$	1.9	1.9	1.9	V
		4.5V		4.4	4.4	4.4	
		6.0V		5.9	5.9	5.9	
		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \leq 6.0mA$	3.98	3.84	3.84	V
		6.0V		5.48	5.34	5.34	
		6.0V		5.48	5.34	5.34	

4. $-40^\circ C \leq T_J \leq +85^\circ C$





High Speed CMOS Logic – 74HC373

Rev 1.0

10/03/21

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Low-Level Output Voltage	V _{OL}	2V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20μA	0.1	0.1	0.1	V
		4.5V		0.1	0.1	0.1	
		6.0V		0.1	0.1	0.1	
		4.5V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0mA	0.26	0.33	0.33	V
		6.0V	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 7.8mA	0.26	0.33	0.33	V
Maximum Input Leakage Current	I _{IN}	6.0V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Current	I _{CC}	6.0V	V _{IN} = V _{CC} or GND, I _{OUT} = 0μA	4	40	40	μA
Maximum Three-State Leakage Current	I _{OZ}	6.0V	Output in High-Impedance State, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = V _{CC} or GND	±0.5	±5.0	±5.0	μA

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Propagation Delay, D to Q, (Figure 1,5)	t _{PLH} , t _{PHL}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	125	155	155	ns
		4.5V		25	31	31	
		6.0V		21	26	26	
Maximum Propagation Delay, LE to Q, (Figure 2,5)	t _{PLH} , t _{PHL}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	140	175	175	ns
		4.5V		28	35	35	
		6.0V		24	30	30	
Maximum Propagation Delay, OE to Q (Figure 3,6)	t _{PLZ} , t _{PHZ}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	150	190	190	ns
		4.5V		30	38	38	
		6.0V		26	33	33	
Maximum Propagation Delay, OE to Q (Figure 3,6)	t _{PZL} , t _{PZH}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	150	190	190	ns
		4.5V		30	38	38	
		6.0V		26	33	33	

⁵ Not production tested in die form, characterized by chip design





High Speed CMOS Logic – 74HC373

Rev 1.0

10/03/21

AC Electrical Characteristics continued⁵

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Output Transition Time, Any Output (Figure 1,5)	t _{TLH} , t _{THL}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	60	75	75	pF
		4.5V		12	15	15	
		6.0V		10	13	13	
Maximum Input Capacitance	C _{IN}	-	C _L = 50pF, Input t _r = t _f = 6ns	10	10	10	pF
Maximum 3-State Output Capacitance	C _{OUT}	-	C _L = 50pF, Input t _r = t _f = 6ns High Z state	15	15	15	pF
Power Dissipation Capacitance (Per latch) ⁷	C _{PD}	5V	-	TYPICAL			pF
				36			

7. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Timing Requirements⁶

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum Setup Time, D to LE (Figure 4)	t _{su}	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	25	30	30	ns
		4.5V		5.0	6.0	6.0	
		6.0V		5.0	6.0	6.0	
Minimum Hold Time, LE to D (Figure 4)	t _h	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	5.0	5.0	5.0	ns
		4.5V		5.0	5.0	5.0	
		6.0V		5.0	5.0	5.0	
Minimum Pulse Width, LE (Figure 4)	t _w	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	60	75	75	ns
		4.5V		12	15	15	
		6.0V		10	13	13	
Maximum Input Rise & Fall Times (Figure 4)	t _r , t _f	2.0V	C _L = 50pF, Input t _r = t _f = 6ns	1000	1000	1000	ns
		4.5V		500	500	500	
		6.0V		400	400	400	





High Speed CMOS Logic – 74HC373

Rev 1.0

10/03/21

Switching Waveforms




Figure 1 – Propagation Delay & Output Transition Time




Figure 2 – Propagation Delay – Latch Enable to Q




Figure 3 – Propagation Delay - Output Enable to Q




Figure 4 – Timing Requirements






High Speed CMOS Logic – 74HC373

Rev 1.0


07/02/19

Test Circuits



* Includes all probe and jig capacitance

Figure 5



* Includes all probe and jig capacitance

Figure 6

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

