

Octal 3-State Non-Inverting Buffer / Line Driver / Line Receiver in bare die form

Description

The 74HC241 is produced on a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device can be used as two 4-bit buffers or one 8-bit buffer & features non-inverting inputs with two output enables, each controlling four of the 3-state outputs. The device improves performance & density in clock drivers, 3-state memory address drivers & bus orientated transmitters and receivers. Device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. All inputs are equipped with protection circuits against static discharge & transient excess voltage.

Ordering Information

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product places s

54HC241

Supply Formats

- Defact Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:


- Output Drive Capability: 15 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface Chock NMOS and TTL

Rev 1.0

30/11/21

- Operating Voltage Range: 2% to 6V
- CMOS High Noise Immunity
- Function compatible with 74LS241
- Lower pover alternative to Bipolar or BiCMOS logic

Die Dipiensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1950 x 2050 77 x 81	µm mils	
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	µm mils	
Die Thickness	350 (±20) μn 13.78 (±0.79) mil		
Top Metal Composition	Al 1%Si 1.1µm		
Back Metal Composition	N/A – Bare Si		





Pad Layout and Functions

Rev 1.0 30/11/21







Pad Descriptions

ADDRESS INPUTS

1A1, 1A2, 1A3, 1A4, 2A1, 2A2, 2A3, 2A4 (Pads 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs recepted.

CONTROL INPUTS

10E, (Pad 1)

Output enable active-low. When a low level is applied to this pin, the outputs are enabled and the devices function as non-inverting buffers. When a high level is applied, the outputs assume the high impedance state.

2OE, (Pad 19)

Output enable active-high. When a high level is applied to this pin, the outputs are enabled and the devices function as non-inverting buffers. When a low level is applied, the outputs assume the high impedance state.

OUTPUTS

1Y1, 1Y2, 1Y3, 1Y4, 2Y1, 2Y2, 2Y3, 2Y4 (Pads 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or highimpedance outputs.

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{cc}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-1.5 to V _{CC} +1.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current, per pin	I _{IN}	±20	mA
DC Output Current, per pin	I _{OUT}	±35	mA
DC V _{cc} or GND Current, per pin	I _{CC}	±75	mA
Power Dissipation in Still Air ²	PD	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

	J		. 0		/
ARAMETE	SYMBOL	MIN	MAX	UNITS	
DC Supply voltage	V _{CC}	2	6	V	
DC Input of Output Voltage		V _{IN} ,V _{OUT}	0	V _{cc}	V
Operating Temperature Range		TJ	-40	+185	°C
Input Rise or Fall rate	$V_{CC} = 4.5V$	t _r , t _f	0	1000	
	$V_{CC} = 5.5V$		0	500	ns
	$V_{CC} = 6.0V$		0	400	

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



Rev 1.0 30/11/21



Rev 1.0 30/11/21

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	Vee	V _{cc} CONDITIONS	LIMITS			UNITS
		V CC	CONDITIONS	25°C	85°C	FULL RANGE	
Minimum High-Level Input Voltage		2.0V		1.5	1.5	1.5	V
	V _{IH}	4.5V	V _{OUT} = V _{CC} -0.1V I _{OUT} ≤ 20μA	3.15	3.15	3.15	
		6.0V		4.2	4.2	1.2	
Maximum Low-Level Input Voltage		2.0V	V _{OUT} = 0.1V I _{OUT} ≤ 20µA	0.5	0.5	0.5	V
	VIL	4.5V		1.35	1.35	1.35	
		6.0V		1.8	1.8	1.8	
		2.0V		1.9	1.9	1.9	V
		4.5V	V _{IN} = V _{IH} I _{OUT} ≤ 20µA	4.4	4.4	4.4	
Minimum High-Level		6.0V		5.9	5.9	5.9	
Output Voltage	V _{OH}	4.5V	$\begin{vmatrix} V_{IN} = V_{IH} \\ I_{OUT} \le 6.0 \text{mA} \end{vmatrix}$	3.98	3.84	3.84	
		6.0V	V _{IN} = V _{IH} I _{OUT} ≤ 7.8mA	5.48	5.34	5.34	
		2.0V	Vu = Viι μυτης 29μΑ	0.1	0.1	0.1	
	V _{OL}	4.5V		0.1	0.1	0.1	
Maximum Low-Level		6.0V		0.1	0.1	0.1	V
Output Voltage		4.5V	V _{IN} = V _{IL} U _{0UT} ≤ 6.0mA	0.26	0.33	0.33	
		0.0V	$V_{IN} = V_{IL}$ $ I_{OUT} \le 7.8 \text{mA}$	0.26	0.33	0.33	
Maximum Input Leakage Current	IIN	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA
Maximum 3-State Leakage Current	Q	6.0V	High-Impedance State, $V_{IN} = V_{IL} \text{ or } V_{IH},$ $V_{OUT} = V_{CC} \text{ or}$ GND	±0.5	±5.0	±5.0	μA
Maximum Quiescent Supply Leakage Current	I _{CC}	6.0V	$V_{IN} = V_{CC} \text{ or } GND \\ I_{OUT} = 0\mu A$	4	40	40	μA

4. -40°**C** T_J ≤ +85°C





Rev 1.0 30/11/21

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	MBOL V _{cc}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANG	
Maximum Propagation Delay, Input A to Output Y (Figure 1)	t _{PLH,} t _{PHL}	2.0V	C _L = 50pF, Input	90	115	115	ns
		4.5V		18	23	23	
		6.0V	$t_r = t_f = 6ns$	15	20	20	
Maximum Propagation Delay, OE & OE to Output Y (Figure 2, 3)		2.0V	$C_{L} = 50pF,$ Input $t_{r} = t_{f} = 6ns$	110	140	140	ns
	t _{PLZ,} t _{PHZ}	4.5V		22	28	28	
		6.0V		19	24	24	
Maximum Propagation	t _{PZL,} t _{PZH}	2.0V	$C_{L} = 50 pF$,	110	40	140	
Delay, OE to Output Y (Figure 2, 3)		4.5V	Input $t_r = t_f = 6ns$	22	.8	28	ns
		6.0V		19	24	24	
Maximum Output Rise	t _{tlh,} t _{thl}	2.0V	$C_{L} = 50 pF$,	5 0	75	75	
and Fall Time, Any Output (Figure 1)		4.5V	Input	12	15	15	ns
		6.0V	$t_r = t_f = 6ns$	10	13	13	
Maximum Input Capacitance	C _{IN}	-	- *	10	10	10	pF
Maximum 3-State Ouput Input (High-Z)	C _{OUT}	-		15	15	15	pF
Power Dissipation Capacitance ⁶	C _{PD}	Ţ.	T _J = 25°C, V _{CC} = 5.0V		TYPIC 34	AL	pF

5. Not production tested in die form, characterized by chip design.

6. Used to determine the no-load dynamic p wer consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.





Figure 1 - Propagation Delay - Input 1A or 2A to Output 1Y or 2Y





DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Rev 1.0