

#### Octal 3-State Inverting Buffer / Line Driver / Line Receiver in bare die form

Rev 1.1 30/11/21

#### Description

The 74HC240 is produced on a 2.5µm 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device can be used as two 4-bit buffers or one 8-bit buffer & features inverting inputs with two output enables, each controlling four of the 3-state outputs. The device improves performance & density in clock drivers, 3-state memory address drivers & bus orientated transmitters and receivers. Device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. All inputs are equipped with protection circuits against static discharge & transient excess voltage.

#### **Ordering Information**

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product please see

54HC240


#### Supply Formats:

- Defaut Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

#### Features:

- Output Drive Capability: 15 LSTTL Lyads
- Low Input Current: 1µA
- Outputs directly interface CNCS NMOS and TTL
- Operating Voltage Range: 2X to 6V
- CMOS High Noise Impunity
- Function compatible with 74LS240
- Lower pover alternative to Bipolar or BiCMOS logic

#### Die Dimensions in µm (mils)



#### **Mechanical Specification**


Die Size (Unsawn)	1950 x 2050 77 x 81	µm mils	
Minimum Bond Pad Size	130 x 130 4.17 x 4.17	μm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	mposition Al 1%Si 1.1µm		
Back Metal Composition	N/A – Bare Si		






#### Rev 1.1 30/11/21

### Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)			
ו אם	TONOTION	Х	/ Y		
1	10E	0.152	0.636		
2	1A1	0.152	0.396		
3	2 <u>Y</u> 4	0.300	0.142		
4	1/2	0.470	0.152		
5	213	0.868	0.132		
6	143	1.038	0.152		
7	<u>2Y2</u>	1.330	0.132		
8	1A4	1.709	0.142		
9	2Y1	1.729	0.578		
10	GND	1.729	0.812		
11	2A1	1.699	1.149		
12	1Y4	1.729	1.438		
13	2A2	1.719	1.804		
14	1Y3	1.301	1.824		
15	2A3	1.062	1.804		
16	1Y2	0.758	1.804		
17	2A4	0.468	1.804		
18	1Y1	0.142	1.662		
19	20E	0.142	1.489		
20	V <sub>CC</sub>	0.142	1.005		
COI	NNECT CHIP BA	CK TO V <sub>CC</sub> O	R FLOAT		

## Logic Diagram



#### **Truth Table**

INP	OUTPUTS	
10E 20E	1A, 2A	1Y, 2Y
L	L	Н
L	Н	L
H	X	Z

H = High level (steady state)
L = Low level (steady state)
X = Don't care, Z = High impedance





Rev 1.1 30/11/21

#### **Pad Descriptions**

ADDRESS INPUTS 1A1, 1A2, 1A3, 1A4, 2A1, 2A2, 2A3, 2A4 (Pads 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are analysed.

#### CONTROL INPUTS 10E, 20E (Pads 1, 19)

Output enables (active–low). When a low level is applied to these pins, the outputs are enabled and the devices function as inverters. When a high level is applied, the outputs assume the high impedance state.

#### **OUTPUTS**

1Y1, 1Y2, 1Y3, 1Y4, 2Y1, 2Y2, 2Y3, 2Y4 (Pads 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output enable pins, these outputs are other inverting outputs or high-impedance outputs.

## Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	<b>X</b> V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> +0.5	V
DC Output Voltage (Referenced to GND)	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
DC Input Current, per pin	I <sub>IN</sub>	±20	mA
DC Output Current, per pin	I <sub>OUT</sub>	±35	mA
DC V <sub>CC</sub> or GND Current, per pin	I <sub>CC</sub>	±75	mA
Power Dissipation in Still Air <sup>2</sup>	P <sub>D</sub>	750	mW
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C

<sup>1.</sup> Operation above the absolute maximum rating n ay cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in place DIP package, results in die form are dependent on die attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage		V <sub>CC</sub>	2	6	V
DC Input or Outru. Voltage		$V_{IN}$ , $V_{OUT}$	0	V <sub>CC</sub>	V
Operating Temperature Range		T <sub>J</sub>	-40	+85	°C
*	$V_{CC} = 4.5V$	t <sub>r</sub> , t <sub>f</sub>	0	1000	
Input Rise or Fall rate	$V_{CC} = 5.5V$		0	500	ns
	$V_{CC} = 6.0V$		0	400	

<sup>3.</sup> This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range GND  $\leq$  ( $V_{IN}$  or  $V_{OUT}$ )  $\leq$   $V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.





Rev 1.1 30/11/21

### DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER SYN	SYMBOL	BOL V <sub>cc</sub> CONDITIONS	LIMITS			UNITS	
	STWIDOL		CONDITIONS	25°C	85°C	FULL RANGE	MIIS
		2.0V	$V_{OUT} = V_{CC} - 0.1V$ $\left  I_{OUT} \right  \le 20\mu A$	1.5	1.5	1.5	V
Minimum High-Level Input Voltage	V <sub>IH</sub>	4.5V		3.15	3.15	3.15	
mpat voltage		6.0V		4.2	4.2	1.2	
		2.0V		0.5	0.5	0.5	V
Maximum Low-Level Input Voltage	V <sub>IL</sub>	4.5V	$V_{OUT} = 0.1V$ $I_{OUT} \le 20\mu A$	1.35	1.35	1.35	
input voltage		6.0V	1001  = 20μΑ	1.8	1.8	1.8	
		2.0V	\ \ \ -\\	1.9	1.9	1.9	
		4.5V	$V_{IN} = V_{IH}$ $\left  I_{OUT} \right  \le 20\mu A$	4.4	4.4	4.4	
Minimum High-Level		6.0V	1.0011 = 204.71	5.9	5.9	5.9	
Output Voltage	V <sub>OH</sub>	4.5V	$V_{IN} = V_{IH}$ $\left  I_{OUT} \right  \le 6.0 \text{mA}$	3.93	3.84	3.84	V
		6.0V	$V_{IN} = V_{IH}$ $\left  I_{OUT} \right  \le 7.8 \text{mA}$	5.48	5.34	5.34	
	V <sub>OL</sub>	2.0V	V <b>4</b> V	0.1	0.1	0.1	
		4.5V	V <sub>III</sub> = V <sub>IL</sub>   I <sub>out</sub> ≤ 20μA	0.1	0.1	0.1	
Maximum Low-Level		6.0V		0.1	0.1	0.1	V
Output Voltage		4.5V	$\begin{vmatrix} V_{IN} = V_{IL} \\ V_{OUT} \end{vmatrix} \le 6.0 \text{mA}$	0.26	0.33	0.33	
		5.00	$V_{IN} = V_{IL}$ $\left  I_{OUT} \right  \le 7.8 \text{mA}$	0.26	0.33	0.33	
Maximum Input Leakage Current	I <sub>IN</sub>	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA
Maximum 3-State Leakage Current	Q	6.0V	High-Impedance State,  V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> ,  V <sub>OUT</sub> = V <sub>CC</sub> or GND	±0.5	±5.0	±5.0	μА
Maximum Quiescent Supply Leakage Cyrrent	I <sub>cc</sub>	6.0V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	40	μА

**<sup>4.</sup>** –40°**()** T<sub>J</sub> ≤ +85°C





Rev 1.1 30/11/21

## AC Electrical Characteristics<sup>5</sup>

PARAMETER SYMBO	SYMBOL	V <sub>cc</sub>	CONDITIONS	LIMITS			UNITS
	OTHIBOL	CC		25°C	85°C	FULL RANGE	
Maximum Propagation		2.0V	C <sub>L</sub> = 50pF,	80	100	100	
Delay, Input A to	t <sub>PLH,</sub> t <sub>PHL</sub>	4.5V	Input	16	20	20	ns
Output Y (Figure 1)		6.0V	$t_r = t_f = 6$ ns	14	17	17	
Maximum Propagation		2.0V	C <sub>L</sub> = 50pF,	110	140	140	ns
Delay, OE to Output Y	t <sub>PLZ,</sub> t <sub>PHZ</sub>	4.5V	Input	22	28	28	
(Figure 2, 3)		6.0V	$t_r = t_f = 6$ ns	19	21	24	
Maximum Propagation Delay, OE to Output Y $t_{PZL,}t_{PZH}$		2.0V	$C_L = 50 pF,$ Input $t_r = t_f = 6 ns$	110	40	140	ns
	t <sub>PZL,</sub> t <sub>PZH</sub>	4.5V		22	38	28	
(Figure 2, 3)		6.0V		19	24	24	
Maximum Output Rise		2.0V	C <sub>L</sub> = 50pF,	60	75	75	
and Fall Time, Any	t <sub>TLH</sub> , t <sub>THL</sub>	4.5V	Input	12	15	15	ns
Output (Figure 1)		6.0V	$t_r = t_f = 6$ ns	10	13	13	
Maximum Input Capacitance	C <sub>IN</sub>	-	- * <del>*</del>	10	10	10	pF
Maximum 3-State Ouput Input (High-Z)	Соит	-	<b>/</b>	15	15	15	pF
Power Dissipation Capacitance <sup>6</sup>	C <sub>PD</sub>	- <	$T_J = 25^{\circ}C,$ $V_{CC} = 5.0V$		TYPIC 32	AL	pF

- **5.** Not production tested in die form, characterized by chip design.
- **6.** Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## Switching Waveform




Figure 1 - Propagation Delay - Input 1A or 2A to Output 1Y or 2Y





Rev 1.1 30/11/21

#### Switching Waveforms continued





Figure 2 – Propagation Delay - Output Enable to Output 1Y or 2Y



DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

