

Quad D-Type Flip-Flop Logic IC with Reset in bare die form

Rev 1.0 21/11/17

Description

The 74HC175 is fabricated using a 2.5µm 5V CMOS process and consists of four D-Type flip–flops each with separate D input and common Reset and Clock inputs. The logic level present at the "D" input is transferred to the Q output during the positive-going transition of the clock pulse. Reset is clock independent and is accomplished by a low level on the Reset line. The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

Ordering Information

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product clease see

54HC175


Supply Formats:

- Defaut Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 10 LSTTL Logs
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Low Input Current: 1µA
- High Noise Immunity Characteristics of CMOS
- Operating Voltage Panas: 2.0 to 6.0 V
- Direct drop-in replacement for obsolete components in long term programs.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	2000 x 1450 79 x 57	µm mils	
Minimum Bond Pad Size	120 x 120 4.72 x 4.72	µm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	Al 1%Si 1.1μ	m	
Back Metal Composition	I Composition N/A – Bare Si		






Rev 1.0 21/11/17

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm			
FAD	TONCTION	Х	/ Y		
1	RESET	0.122	0.554		
2	Q0	2.122	0.251		
3	Q0	0.480	0.122		
4	Do	0.780	0.122		
5	D1	1.070	0.122		
6	অ	1.370	0.122		
7	Q1 1.771		0.251		
d	GND	GND 1.771			
	CLOCK	1.771	0.781		
10	Q2	1.771	1.084		
11	Q2	1.373	1.222		
12	D2	1.073	1.222		
13	D3	D3 0.783			
14	Q3	0.483	1.222		
15	Q3	0.122	1.084		
16	V _{CC}	0.122	0.781		
CON	NECT CHIP BA	CK TO V _{CC} C	R FLOAT		

Logic Diagram



Truth Table

I	NPUTS	OUTP	UTS	
RESET	CLOCK	D	Q	Q
L	Χ	Χ	L	Н
Н		Н	Н	L
Н		L	L	Н
Н	L	Χ	No Cl	nange





Rev 1.0 21/11/17

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-1.5 to V _{CC} +1.5	Y
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
Storage Temperature Range	T _{STG}	-65 to 150	°C
Input Current (per Pad)	I _{IN}	±20	mA
Output Current (per Pad)	I _{OUT}	±25	mA
DC Supply Current, V _{CC} or GND, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air ²	P _D	50	mW

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

		<u> </u>	_ `		
PARAMETE	SYMBOL	MIN	NAX	UNITS	
Supply Voltage		V _{CC}	2.0	6.0	V
DC Input Voltage, Output Voltage		$V_{IN,}V_{OUT}$	* 0	V _{CC}	V
Operating Temperature Range		TJ	* -40	+85	°C
	V _{CC} =2.0V		0	1000	
Input Rise / Fall Time	V _{CC} =4.5V	t _r , t _f	0	500	ns
	V _{CC} =6.0V		0	400	

^{3.} This device contains protection circuitry against damage V_{UC} to high static voltages or electric fields. However, precautions must be taken to avoid applications of voltage higher than max rated voltages it this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to range $C_{IN} = V_{CC}$. Unused inputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBUL	V _{cc} CONDITIONS	CONDITIONS		LIMITS		
	o made		CONDITIONS	25°C	85°C	FULL RANGE⁴	UNITS
Minima una Iliada I aval		2.0	V _{OUT} = 0.1V	1.5	1.5	1.5	
Minimum High-Level Input Voltage	V _{IH}	4.5	or V _{CC} -0.1V	3.15	3.15	3.15	V
input voltage	-	6.0	I _{OUT} ≤ 20μA	4.2	4.2	4.2	
Maximum/Low-Level		2.0	$V_{OUT} = 0.1V$ or V_{CC} -0.1V $\left I_{OUT} \right \le 20\mu A$	0.3	0.3	0.3	V
	V_{IL}	4.5		0.9	0.9	0.9	
*		6.0		1.2	1.2	1.2	
*	V _{OH} 2.0 4.5 6.0 4.5 6.0	2.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$	1.9	1.9	1.9	V
		4.5		4.4	4.4	4.4	
Minimum High-Level Output Voltage		6.0		5.9	5.9	5.9	
		4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	3.98	3.84	3.84	V
		6.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	5.48	5.34	5.34	V






Rev 1.0 21/11/17

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	L V _{cc} CONDITIONS	CONDITIONS	LIMITS			UNITS
			25°C	85°C	FULL RANGE⁴		
Maximum Low-Level Output Voltage	V _{OL}	2.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	0.1	0.1	0.1	V
		4.5		0.1	0.1	0.1	
		6.0		0.1	0.1	01	
		4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	0.26	0.33	0.33	V
		6.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	0.26	0.33	0.33	V
Maximum Input Leakage Current	I _{IN}	6.0	V _{IN} = GND or V _{CC}	±0.1	1.0	±1.0	μА
Maximum Quiescent Supply Current	I _{CC}	6.0	V_{IN} = GND or V_{DD} I_{OUT} = 0μ A	8 C	80	80	μΑ

⁴. -40°C ≤ T_J ≤ +85°C

AC Electrical Characteristics⁵



^{5.} Not production tested in die form, characterized by chip design and tested in package.





Rev 1.0 21/11/17

Timing Requirements⁵

PARAMETER	SYMBOL	Vaa	V _{cc} CONDITIONS		LIMITS		
		Vec CONDITIONS	25°C	85°C	FULL RANGE⁴	CNITS	
Minimum Setup Time, Data to Clock		2.0	$C_L = 50pF,$ $t_r = t_f = 6ns$	100	125	125	ns
	t _{su}	4.5		20	25	25	
(Figure 3)		6.0	ų ų •···	17	21	2	
Minimum Hold Time,		2.0	C _L = 50pF,	3.0	3.0	3.0	
Clock to Data (Figure 3)	t _h	4.5	$t_r = t_f = 6$ ns	3.0	3.0	3.0	ns
		6.0		3.0	3.0	3.0	
Minimum Recovery Time, Reset Inactive	t _{rec}	2.0	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	100	125	125	ns
		4.5		20	25	25	
to Clock (Figure 2)		6.0		17	11	21	
Minimum Pulse		2.0	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	80	100	100	ns
Width, Clock	t _w	4.5		16	20	20	
(Figure 1)		6.0		14	17	17	
Minimum Pulse		2.0	C - 50° E	80	100	100	ns
Width, Reset	t _w	4.5	$C_L = 50pF,$ $t_r = t_f = 6ps$	16	20	20	
(Figure 2)	6.	6.0		14	17	17	
Maximum Input Rise		2.0	0 - 10nd	1000	1000	1000	ns
and Fall Times (Figure 1)	t _r , t _f	4.5	$t_r - t_f = 6$ ns	500	500	500	
		6.0		400	400	400	

^{5.} Not production tested in die form, characterized by chip design and tested in package.

Switching Waveforms




Figure 1 – Data, Clock and Output





Figure 2 – Reset, Clock and Output





Rev 1.0 21/11/17

Switching Waveforms continued



DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

