

#### Quadruple 2-Input NAND Gate IC with Schmitt-Trigger Inputs in bare die form

Rev 1.0 21/11/17

#### Description

The 74HC132 is fabricated using a 2.5µm 5V CMOS process and has the same high speed performance of LSTTL combined with CMOS low power consumption. The hysteresis characteristics (around 20%  $V_{\rm CC}$ ) of all inputs allow slowly changing input signals to be transformed into sharply defined jitter-free output signals. All inputs are compatible with standard CMOS outputs; using pull-up resistors, they are compatible with LSTTL outputs. Inputs are also equipped with protection circuits against static discharge and transient excess voltage.

#### **Ordering Information**

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product places see

54HC132


### Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

#### Features:

- High Speed: t<sub>PD</sub> = 11ns @ 5V (Typ.)
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Paine: 2V to 6V
- CMOS High Noise munity
- Function companie with 74LS132.

### Die Qimensions in μm (mils)



#### **Mechanical Specification**


Die Size (Unsawn)	1300 x 1200 51 x 47	μm mils
Minimum Bond Pad Size	106 x 106 4 x 4	μm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






#### Rev 1.0 21/11/17

## Pad Layout and Functions



PAD	FUNCTION	COORDWATES (mn				
FAD	TONCTION	Х	Υ			
1	1A	0.143	0.434			
2	1B	0.153	0.14			
3	1Y	0.383	0.14			
4	2.	0.551	0.14			
5	2В	0.834	0.14			
6	ZÝ	1.062	0.14			
_7	GND	1.064	0.458			
2	3Y	1.064	0.697			
Э	3A	1.064	0.96			
10	3B	0.826	0.96			
11	4Y	0.619	0.96			
12	4A	0.333	0.96			
13	4B	0.143	0.96			
14	V <sub>CC</sub>	0.143	0.634			
CONNECT CHIP BACK TO V <sub>CC</sub> OR FLOAT						

## Logic Diagram



#### **Function Table**

INPUTS		OUTPUT		
Α	В	Y		
L	L	Н		
L	Н	Н		
Н	L	Н		
Н	Н	L		
U = High lovel (steady state)				

H = High level (steady state)
L = Low level (steady state)





Rev 1.0 21/11/17

### Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNY
Supply Voltage (Referenced to GND)	V <sub>CC</sub>	-0.5 to +7.0	<b>V</b>
DC Input Voltage (Referenced to GND)	V <sub>IN</sub>	-1.5 to V <sub>CC</sub> +1.5	
DC Output Voltage (Referenced to GND)	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Clamp Diode Current	I <sub>IK</sub> , I <sub>OK</sub>	±20	mA
DC Output Current, per pad	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> or GND Current, per pad	I <sub>cc</sub>	±50	mA
Power Dissipation in Still Air <sup>2</sup>	P <sub>D</sub>	750	mW
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C

<sup>1.</sup> Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on the absolute maximum ratings may cause device failure.

## Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS				
Supply Voltage	V <sub>CC</sub>	2 🥕	6	V				
DC Input or Output Voltage	$V_{IN}$ , $V_{OUT}$	<b>~</b> ************************************	V <sub>CC</sub>	V				
Operating Temperature Range	T <sub>J</sub>	0	+85	°C				
Input Rise or Fall Times $t_r$ , $t_f$ $V_{CC} = 2.6$ - No limit* ns								
* When V <sub>IN</sub> ~ 0.5 V <sub>CC</sub> , I <sub>CC</sub> >> quiescent current.								

<sup>3.</sup> This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rates voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$ . Unused outputs must be left open.

#### DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>cc</sub> CONDITIONS	CONDITIONS		UNITS		
			25°C	85°C	FULL RANGE⁴	UNITS	
Maximum Positive-		2V	\/ - 0.4\/	1.5	1.5	1.5	
Going Input	$V_{T+ MAX}$	4.5V	$V_{OUT} = 0.1V$ $I_{OUT} \le 20\mu A$	3.15	3.15	3.15	V
Threshold Voltage		6.0V	1.0011 = 20 %	4.2	4.2	4.2	
Minimum Positwo-		2V	V <sub>OUT</sub> = 0.1V   I <sub>OUT</sub>   ≤ 20μA	1.0	0.95	0.95	V
Goirg Dput	V <sub>T+ MIN</sub>	4.5V		2.3	2.25	2.25	
Threshold Voltage		6.0V		3.0	2.95	2.95	
Maximum Negative-		2V	$V_{OUT} = V_{CC} - 0.1V$ $\left  I_{OUT} \right  \le 20\mu A$	0.9	0.95	0.95	V
Going Input	V <sub>T-MAX</sub>	4.5V		2.0	2.05	2.05	
Threshold Voltage		6.0V		2.6	2.65	2.65	
Minimum Negative- Going Input Threshold Voltage		2V	V - V 0 4V	0.3	0.3	0.3	
		4.5V	$V_{OUT} = V_{CC} - 0.1V$ $\left  I_{OUT} \right  \le 20\mu A$	0.9	0.9	0.9	V
		6.0V	1.2	1.2	1.2		





Rev 1.0 21/11/17

### DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	MBOL V <sub>CC</sub> CONDI	CONDITIONS		LIMITS		UNITS
			CONDITIONS	25°C	85°C	FULL RANGE	
Maximum Hysteresis Voltage <sup>5</sup>		2V	V <sub>OUT</sub> = 0.1V or	1.2	1.2	1.2	V
	V <sub>H MAX</sub>	4.5V	V <sub>CC</sub> -0.1V	2.25	2.25	2.23	
voltago		6.0V	I <sub>OUT</sub>  ≤ 20μA	3.0	3.0	3.0	
Minimournal I voto regio		2V	$V_{OUT} = 0.1V$ or $V_{CC} = 0.1V$	0.2	0.2	0.2	V
Minimum Hysteresis Voltage	V <sub>H MIN</sub>	4.5V		0.4	0.4	0.4	
Voltago		6.0V	I <sub>OUT</sub>   ≤ 20μA	0.5	0.5	0.5	
		2V	$V_{IN} \leq V_{T-MIN}$ or	1.9	1.9	1.9	
		4.5V	V <sub>T+ MAX</sub>	4.4	4.4	4.4	V
		6.0V	I <sub>OUT</sub>  ≤ 20μA	5.9	5.9	5.9	
Minimum High-Level Output Voltage	V <sub>OH</sub>	4.5V	$ \begin{vmatrix} V_{\text{IN}} \leq V_{\text{T-MIN}} \text{ or } \\ V_{\text{T+MAX}} \\ \left  I_{\text{OUT}} \right  \leq 4.0 \text{mA} $	3.98	3.84	3.84	V
		6.0V	$V_{IN} \le V_{T-MIN} \text{ or } V_{T+M} $ $V_{T+M} $ $  I_{OUT}   \le 5.2 \text{mA}$	5.48	5.34	5.34	V
	V <sub>OL</sub>	2V		0.1	0.1	0.1	
		4.5V	$\left  \int_{\text{IO-ST}}^{\text{IN}}   \leq V_{\text{T+ MAX}} \right $	0.1	0.1	0.1	V
Maximum Low-Level		6.0V	104   = 20μ/ (	0.1	0.1	0.1	
Output Voltage		4 <sub>S</sub> V	$V_{IN} \ge V_{T+MAX}$ $\left  I_{OUT} \right  \le 4.0 \text{mA}$	0.26	0.33	0.33	V
	C	6.0V	$V_{IN} \ge V_{T+MAX}$ $\left  I_{OUT} \right  \le 5.2 \text{mA}$	0.26	0.33	0.33	V
Maximum Input Leakage Current	O <sub>IN</sub>	6.0V	V <sub>IN</sub> = V <sub>CC</sub> or GND	±0.1	±1.0	±1.0	μА
Maximum Quiescent Supply Current	I <sub>cc</sub>	6.0V	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$	1.0	10	10	μА

<sup>4. 0°</sup>C ≤ T<sub>1</sub> ≤ +8.°C

<sup>5.</sup>  $V_{H MIN} > (V_{T-MAX}); V_{H MAX} = (V_{T+MAX}) + (V_{T-MIN})$ 








Rev 1.0 21/11/17


### AC Electrical Characteristics<sup>6</sup>

PARAMETER	SYMBOL	V <sub>cc</sub>	CONDITIONS	LIMITS			UNITS
		STIMBOL VCC	CONDITIONS	25°C	85°C	FULL RANGE	
Maximum Propagation		2V	C - 50°F	125	155	155	
Delay, Input A or B to	t <sub>PLH</sub> , t <sub>PHL</sub>	4.5V	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	25	31	21	ns
Output Y		6.0V		21	26	26	
Maximum Output Rise and Fall Time, Any Output	t <sub>TLH</sub> , t <sub>THL</sub> 4.5	2V	C - 50°F	75	95	95	
		4.5V	$C_L = 50pF,$ $t_c = t_f = 6ns$	15	19	19	ns
		6.0V	4 4 5115	13	16	16	
Maximum Input Capacitance	C <sub>IN</sub>	-	-	10	<b>-</b> •	10	pF
Power Dissipation Capacitance Per Gate <sup>7</sup>	C <sub>PD</sub>	-	T <sub>A</sub> = 25°C, V <sub>CC</sub> =5.0V	0/2	TYPIC 24	AL	pF

- 6. Not production tested in die form, characterized by chip design and tested in package.
- 7. Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 I + I_{CC} V_{CC}$



#### **Test Circuit**



\* Includes all probe and jig capacitance

DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

