

Hex Inverter Gate with LSTTL compatible inputs in bare die form

Rev 1.1 08/03/21

Description

The 74ACT04 hex inverter gate is fabricated on a 1.5 μ m advanced 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device contains six independent inverters which perform the Boolean function Y = \bar{A} . Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are directly compatible with both standard TTL and CMOS outputs. All inputs are protected against ESD and excess voltage transients

Ordering Information

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product please see

54ACT04


Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Inputs directly accept TTL
- Outputs directly interface CMQS NMOS and TTL
- Outputs Source/Sink 24 m/
- Low Input Current: 1µX
- Functionally compatible with bipolar 74LS04
- Lower power afternative to bipolar logic.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1300 x 1450 51 x 57	μm mils	
Minimum Bond Pad Size	130 x 130 5.12 x 5.12	μm mils	
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils	
Top Metal Composition	Al 1%Si 1.1μ	m	
Back Metal Composition	N/A – Bare Si		






Rev 1.1 08/03/21

Pad Layout and Functions



PAD	FUNCTION	COORDINA	ATES (mm)				
ו אם	1011011011	Х	Υ				
1	1A	0.419	1.200				
2	1Y	0.120	1.040				
3	2A	0.120	0.830				
4	24	0.120	0.540				
5	3 <i>A</i>	0.120	0.260				
6	SY	0.370	0.080				
	GND	0.600	0.080				
8	4Y	0.830	0.080				
9	4A	1.080	0.260				
10	5Y	1.080	0.540				
11	5A	1.080	0.830				
12	6Y	1.080	1.040				
13	6A	0.790	1.200				
14	V _{CC}	0.600	1.200				
CONNECT CHIP BACK TO V _{CC} OR FLOAT							

Logic Diagram



Truth Table

INPUTS	OUTPUT					
Α	Υ					
Н	L					
L	Н					
H = High level (steady state)						
L = Low level	L = Low level (steady state)					





Absolute Maximum Ratings¹

Rev 1.1 08/03/21

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±50	mA
DC Supply Current, V _{CC} or GND, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages Referenced to GND)

			` 7	\ •	,
PARAMETE	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage	V _{CC}	4.5	5.5	V	
DC Input or Output Voltag	V_{IN} , V_{OUT}	x 0	V _{CC}	V	
Operating Temperature Ra	T _J	-40	+85	°C	
Output current - High	IOH	-	-24	mA	
Output current - Low		1 _{OL}	-	24	mA
Input Rise or Fall rate	\d\/\d\	0	10	ns/V	
(V _{IN} from 0.8V to 2V)	V _{CC} = 5.5V	7070	0	8	115/ V

^{3.} This device contains protection circuitry to gua d against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than miximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq CO Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	LIMITS			UNITS
	VIIIDOL	•66	CONDITIONS	25°C	85°C	FULL RANGE⁴	- Citiro
Minimum High Lev J	linimum High Level V _{IH}	4.5V	$V_{OUT} = 0.1V$	2	2	2	V
Input Voltage	VIH	5.5V	or V _{CC} -0.1V	2	2	2	V
Maximum Yow-Level	V _{IL}	4.5V	$V_{OUT} = 0.1V$	0.8	0.8	0.8	V
Imput Voltage	VIL	5.5V	or V _{CC} -0.1V	0.8	0.8	0.8	V
	evel Vol	4.5V	Ι _{ΟυΤ} = 50μΑ	0.1	0.1	0.1	V
Minimum Low-Level Output Voltage		5.5V	1001 – 30μΑ	0.1	0.1	0.1	V
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	0.36	0.44	0.44	V
		5.5V	$I_{OL} = 24mA$	0.36	0.44	0.44	V

 ^{-40°}C ≤ T_J ≤ +85°C
All outputs loaded; thresholds on input associated with output under test.





Rev 1.1 08/03/21

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{cc} CONDITIONS			LIMITS		
	OTHIDOL	THIBOL VCC	CC GOMBINIONS	25°C	85°C	FULL RANGE	UNITS
		4.5V	Ι _{ουτ} = 50μΑ	4.4	4.4	4.4	V
Minimum High-Level	V _{OH}	5.5V	1001 – 30μΑ	5.4	5.4	5.4	V
Output Voltage	VOH	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	3.86	3.76	3.74	V
		5.5V	$I_{OH} = -24mA$	4.86	4.76	4.76	V
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Additional Maximum I _{CC} / Input	ΔI _{CCT}	5.5V	V _{IN} = V _{CC} -2.1V	0.6	1.5	1.5	mA
Minimum Dynamic	I _{OLD}	5.5V	V _{OLD} = 1.65V Max		5	75	mA
Output Current ⁶	I _{OHD}	5.5V	V _{OHD} = 3.85V Min		-75	-75	IIIA
Maximum Quiescent Supply Leakage Current	I _{CC}	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	40	μА

^{6.} Maximum test duration 2ms, one output loaded at a time.

AC Electrical Characteristics 7 $v_{cc} = 6.00 \pm 0.50$

PARAMETER SYMBO	SYMBOL	V _{cc} CONDITIONS	CONDITIONS	LIMITS			UNITS
	OTHIBOL		CONDITIONS	25°C	85°C	FULL RANGE⁴	Oili
Maximum Propagation Delay	t _{PLH}	5.0V	C _L = 50pF, Input	8.5	9	9	ns
Input A to Output Y (Figure 1)	t _{PHL}	5.67	tr = tf =3.0ns	8	8.5	8.5	115
Maximum Input		5.0V	T _J = 25°C		TYPIC	AL	pF
Capacitance	\bigcirc	0.01	1,5 25 5		4.5		Pi
Power Dissipation /	C _{PD}	5.0V	T _J = 25°C,		30		pF
Capacitance	SPD	0.00	$C_L = 50pF$		30		þi

^{7.} Not production tested in discorm, characterized by chip design and tested in package.





Rev 1.1 08/03/21

Switching Waveform




Figure 1 – Propagation delay, Input A to Output Y




Figure 2 - Test Circuit

DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

