



# High Speed CMOS Logic – 54HC74

Dual D-Type Flip-Flop Logic IC with Set and Reset in bare die form

Rev 1.0  
21/11/17

## Description

The 54HC74 is fabricated using a 2.5µm 5V CMOS process and consists of two identical, independent data type flip-flops. Each flip-flop has separate data, set, reset, clock inputs and Q,Q outputs. The device can be used in Shift Register applications and also Counter or Toggle applications by connecting Q output to the data input. The logic level present at the “D” input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is clock independent and accomplished by a high level on the respective Set or Reset line.

## Features:

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Low Input Current: 1µA
- Asynchronous Set-Reset Capability
- ±4mA Output Drive at 5V
- Operating Voltage Range: 2.0 to 6.0 V
- Direct drop in replacement for obsolete components in long term programs.

## Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

[www.siliconsupplies.com/quality/bare-die-lot-qualification](http://www.siliconsupplies.com/quality/bare-die-lot-qualification)

## Die Dimensions in µm (mils)



## Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

## Mechanical Specification

Die Size (Unsawn)	1194 x 1397 47 x 55	µm mils
Minimum Bond Pad Size	100 x 100 3.94 x 3.94	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






# High Speed CMOS Logic – 54HC74

Rev 1.0  
21/11/17


## Pad Layout and Functions



PAD	FUNCTION
1	1 $\overline{\text{CLR}}$
2	1D
3	1CLK
4	1 $\overline{\text{PRESET}}$
5	1 $\overline{\text{Q}}$
6	1Q
7	GND
8	2 $\overline{\text{Q}}$
9	2Q
10	2 $\overline{\text{PRESET}}$
11	2CLK
12	2D
13	2 $\overline{\text{CLR}}$
14	V <sub>CC</sub>

CONNECT CHIP BACK TO V<sub>CC</sub> OR FLOAT

## Logic Diagram



## Truth Table

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	$\nearrow$	H	H	L
H	H	$\nearrow$	L	L	H
H	H	L	X	No Change	No Change
H	H	H	X	No Change	No Change
H	H	$\searrow$	X	No Change	No Change

\* BOTH OUTPUTS WILL REMAIN HIGH AS LONG AS SET AND RESET ARE LOW, OUTPUT STATES ARE UNPREDICTABLE IF SET AND RESET GO HIGH SIMULTANEOUSLY.





# High Speed CMOS Logic – 54HC74

Rev 1.0

21/11/17

## Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	$V_{CC}$	-0.5 to +7.0	V
DC Input or Output Voltage (Referenced to GND)	$V_{IN}, V_{OUT}$	-1.5 to $V_{CC}+1.5$	V
Storage Temperature Range	$T_{STG}$	-65 to 150	°C
Input Current (per Pad)	$I_{IN}$	±20	mA
Output Current (per Pad)	$I_{OUT}$	±25	mA
DC Supply Current, $V_{CC}$ or GND, per pad	$I_{CC}$	±50	mA
Power Dissipation in Still Air <sup>2</sup>	$P_D$	750	mW

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on the attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$V_{CC}$	2.0	6.0	V
DC Input Voltage, Output Voltage	$V_{IN}, V_{OUT}$	0	$V_{CC}$	V
Operating Temperature Range	$T_J$	-55	+125	°C
Input Rise / Fall Time	$V_{CC}=2.5V$	0	1000	ns
	$V_{CC}=4.5V$	0	500	
	$V_{CC}=6.0V$	0	400	

3. This device contains protection circuitry against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of voltage higher than max rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ . Unused inputs must be tied to an appropriate logic voltage level (e.g., GND or  $V_{CC}$ ). Unused outputs must be left open.

## DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	$V_{CC}$	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Minimum High-Level Input Voltage	$V_{IH}$	2.0	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	1.5	1.5	1.5	V
		4.5		3.15	3.15	3.15	
		6.0		4.2	4.2	4.2	
Maximum Low-Level Input Voltage	$V_{IL}$	2.0	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	0.5	0.5	0.5	V
		4.5		1.35	1.35	1.35	
		6.0		1.8	1.8	1.8	
Minimum High-Level Output Voltage	$V_{OH}$	2.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \leq 20\mu A$	1.9	1.9	1.9	V
		4.5		4.4	4.4	4.4	
		6.0		5.9	5.9	5.9	
		4.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \leq 4.0mA$	3.98	3.84	3.7	V
		6.0	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \leq 5.2mA$	5.48	5.34	5.2	V





# High Speed CMOS Logic – 54HC74

Rev 1.0

21/11/17

## DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Low-Level Output Voltage	V <sub>OL</sub>	2.0	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20μA	0.1	0.1	0.1	V
		4.5		0.1	0.1	0.1	
		6.0		0.1	0.1	0.1	
		4.5	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0mA	0.26	0.33	0.4	V
		6.0		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 5.2mA	0.26	0.33	
Maximum Input Leakage Current	I <sub>IN</sub>	6.0	V <sub>IN</sub> = GND or V <sub>CC</sub>	±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Current	I <sub>CC</sub>	6.0	V <sub>IN</sub> = GND or V <sub>DD</sub> I <sub>OUT</sub> = 0μA	2.0	20	80	μA

4. -55°C ≤ T<sub>J</sub> ≤ +125°C

## AC Electrical Characteristics<sup>5</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Clock Frequency	f <sub>max</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	6.0	4.8	4.0	MHz
		4.5		30	24	20	
		6.0		35	28	24	
Propagation Delay, CLK to Q or Q̄ (Figure 1)	t <sub>PLH</sub> , t <sub>PHL</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	100	125	50	ns
		4.5		20	25	30	
		6.0		17	21	26	
Propagation Delay, PRE or CLR to Q or Q̄ (Figure 2)	t <sub>PLH</sub> , t <sub>PHL</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	105	130	160	ns
		4.5		21	26	32	
		6.0		18	22	27	
Output Transition Time, Any Output (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	75	95	110	ns
		4.5		15	19	22	
		6.0		13	16	19	
Input Capacitance	C <sub>IN</sub>	-	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	10	10	10	pF
Power Dissipation Capacitance (Per Flip-Flop)	C <sub>PD</sub>	-	T <sub>J</sub> = 25°C, V <sub>CC</sub> = 5.0V	TYPICAL			pF
				39			

5. Not production tested in die form, characterized by chip design and tested in package.





# High Speed CMOS Logic – 54HC74

Rev 1.0  
21/11/17

## Timing Requirements<sup>5</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Minimum Setup Time, D to CLK (Figure 3)	t <sub>su</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	80	100	120	ns
		4.5		16	20	24	
		6.0		14	17	20	
Minimum Hold Time, CLK to D (Figure 3)	t <sub>h</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	3.0	3.0	3.0	ns
		4.5		3.0	3.0	3.0	
		6.0		3.0	3.0	3.0	
Minimum Recovery Time, $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ Inactive to CLK (Figure 2)	t <sub>rec</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	8.0	8.0	8.0	ns
		4.5		8.0	8.0	8.0	
		6.0		8.0	8.0	8.0	
Minimum Pulse Width, CLK (Figure 1)	t <sub>w</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	60	75	90	ns
		4.5		12	15	18	
		6.0		10	13	15	
Minimum Pulse Width, $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ (Figure 2)	t <sub>w</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	60	75	90	ns
		4.5		12	15	18	
		6.0		10	13	15	
Maximum Input Rise and Fall Times (Figure 1)	t <sub>r</sub> , t <sub>f</sub>	2.0	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	1000	1000	1000	ns
		4.5		500	500	500	
		6.0		400	400	400	

5. Not production tested in die form, characterized by chip design and tested in package.

## Switching Waveforms




Figure 1 – Data, Clock and Output




Figure 2 – Set, Reset, Clock and Output





# High Speed CMOS Logic – 54HC74

Rev 1.0  
21/11/17

## Switching Waveforms continued




Figure 3 – Clock to Data

**DISCLAIMER:** The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

**LIFE SUPPORT POLICY:** Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

