

14-Stage Binary Ripple Counter / Divider with Oscillator in bare die form

Rev 1.0 26/11/17

Description

The 54HC4060 is produced on a 2.5µm 5V CMOS process with high speed LSTTL performance combined with CMOS low power consumption. The device consists of 14 master–slave flip–flops & an oscillator with frequency controlled either by crystal or by external RC circuit. Each flip–flop output feeds the next where each output frequency is half the preceding one. A high-to-low transition on the clock input increments the counter. The active–high Reset is asynchronous & disables the oscillator for low standby power consumption. Ten kinds of divided output are provided; 4 to 10 & 12 to 14 stage inclusive. Maximum division available at Q12 is 1/16384 of oscillator frequency.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K AT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Defaut Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CNCS NMOS and TTL
- Operating Voltage Range: 2X to 6V
- CMOS High Noise Impunity
- Function compatible with CD4060B
- Full Military Temperature Range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1610 x 1610 63 x 63	µm mils
Minimum Bond Pad Size	110 x 110 4 x 4	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






Rev 1.0 26/11/17

Pad Layout and Functions



PAD FUNCTION		COORDINA	ATES (mm)
ו אם	1011011011	Х	Y
1	Q12	0.610	1.350
2	Q13	0.190	1.140
3	Q14	0.190	0.970
4	Q	0.190	0.790
5	Q5	0.190	0.620
6	Q1	0.190	0.440
_7	Q4	0.190	0.270
2	GND	0.590	0.150
Ð	O _{SC} OUT2	0.950	0.150
10	O _{SC} OUT1	1.270	0.150
11	O _{SC} IN	1.310	0.340
12	MR	1.310	0.650
13	Q9	1.310	0.860
14	Q8	1.310	1.050
15	Q10	1.310	1.220
16	V _{CC}	0.880	1.350
CON	NECT CHIP BA	CK TO V _{CC} C	R FLOAT

Logic Diagram



Function Table

CLOCK	RESET	OUTPUT STAGE
\	L	NO CHANGE
~_	L	ADVANCE TO NEXT STATE
Х	Н	ALL OUTPUTS ARE LOW





Rev 1.0 26/11/17

Pad Descriptions

INPUTS

Osc IN (Pad 11)

Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter. Osc IN har be driven by an external clock source.

CONTROL INPUTS

MR (Pad 12)

Active—high reset. A high level applied to this input asynchronously resets the counter to its zero state (fo cinc at Q outputs low) and disables the oscillator.

OUTPUTS

Q4—Q10, Q12–Q14 (Pads 7, 5, 4, 6, 13, 15, 1, 2, 3) Active–high outputs. Each Qn output divided the Clock input frequency by 2^N. The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

Osc OUT1, Osc OUT2 (Pads 9, 10)

Oscillator outputs. These pads are used in conjunction with Osc IN and the external components to form an oscillator. When Osc IN is being driven with an external clock source, Osc OUT1 and Osc OUT2 must be left open circuited. With the crystal oscillator in RC configuration, Osc OUT2 must be left open circuited.

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current, per pad	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±25	mA
DC V _{CC} or GND Current, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air ²	P_D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Votage		V _{CC}	2 ⁴	6	V
DC Input or Du out Voltage		V _{IN} ,V _{OUT}	0	V _{CC}	V
Operating emperature Range		T _J	-55	+125	°C
*	V _{CC} = 2.0V		0	1000	ns
Input Rise or Fall Times $V_{CC} = 4.5V$		t_r, t_f	0	500	
	$V_{CC} = 6.0V$		0	400	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{4.} The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0V by driving Pad 11 with an external clock source.





Rev 1.0 26/11/17

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIMIT	S	UNITS
	STINIDOL	▼CC	CONDITIONS	25°C	85°C	FULL RANGE	
Minimum High-Level Input Voltage		2.0V		1.5	1.5	1.5	
	V _{IH}	3.0V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$	2.1	2.1	2.1	V
	VIH	4.5V	V _{CC} -0.1V I _{OUT} ≤ 20μA	3.15	3.15	3.15	
		6.0V	,,	4.2	4.2	12	
		2.0V		0.5	0.5	0.5	
Maximum Low-Level	V _{IL}	3.0V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$	0.9	0.9	0.9	
Input Voltage	VIL.	4.5V	V _{CC} -0.1V I _{OUT} ≤ 20μA	1.35	1.35	1.35	
		6.0V	1 0011	1.8	1,0	1.8	
		2.0V	\/ =\/ or\/	1.9	7.9	1.9	
Minimum High-Level Output Voltage (Q4–Q10, Q12–Q14)		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu A$	4:4	4.4	4.4	V
		6.0V	1.0011 = = 0 1.	5.9	5.9	5.9	
	3.0V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 2.4 \text{mA}$	2.48	2.34	2.2		
		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{mA}$	3.98	3.84	3.70	V
		6.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $ I_{UT} 52mA$	5.48	5.34	5.20	
		2.0V	\\\ =\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0.1	0.1	0.1	V
		4.5V	$V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $V_{\text{OUT}} \leq 20 \mu \text{A}$	0.1	0.1	0.1	
		6 OV	-001 = 20μ/ τ	0.1	0.1	0.1	
Maximum Low-Level Output Voltage	V _{OL}	300	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 2.4 \text{mA}$	0.26	0.33	0.40	
(Q4–Q10, Q12–Q14)	8	4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	0.26	0.33	0.40	V
	\mathcal{O}^{\star}	6.0V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	0.26	0.33	0.40	
		2.0V	V = V or CND	1.9	1.9	1.9	
		4.5V	$V_{IN} = V_{CC} \text{ or GND}$ $ I_{OUT} \le 20\mu\text{A}$	4.4	4.4	4.4	V
		6.0V	1.001 = 20p / (5.9	5.9	5.9	V
Minimum Figh evel Output oltage (O _{SC} OUT1, O _{SC} OUT2)	V _{OH}	3.0V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 0.7$ mA	2.48	2.34	2.20	
		4.5V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.0$ mA	3.98	3.84	3.70	V
		6.0V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.3$ mA	5.48	5.34	5.20	

5. -55°C ≤ T_J ≤ +125°C





Rev 1.0 26/11/17

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIMIT	S	TNITS	
	OTHIBOL	• 66	CONDITIONS	25°C	85°C	FULL RANGE ⁵	V	
		2.0V	V = V or CND	0.1	0.1	0.1		
		4.5V	$V_{IN} = V_{CC} \text{ or GND}$ $\left I_{OUT} \right \le 20 \mu A$	0.1	0.1	0.1	V	
		6.0V		0.1	0.1	0.1		
Maximum Low-Level Output Voltage (O _{SC} OUT1, O _{SC} OUT2)	V _{OL}	3.0V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 0.7$ mA	0.26	0.33	0.40		
		4.5V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.0$ mA	0.26	0.33	0.40	V	
		6.0V	6.0V	$V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.3$ mA	0.26	-0.33	0.40	
Maximum Input Leakage Current	I _{IN}	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	μA	
Maximum Quiescent Supply Current	I _{CC}	6.0V	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$	4	80	160	μA	

AC Electrical Characteristics⁶



^{6.} Not production tested in die form, characterized by chip design and tested in package.

 V_{CC} = 2.0 V: t_P = [93.7 + 59.3 (n–1)] ns V_{CC} = 4.5 V: t_P = [30.25 + 14.6 (n–1)] ns

 V_{CC} = 3.0 V: t_P = [61.5+ 34.4 (n-1)] ns

 $V_{CC} = 6.0 \text{ V: } t_P = [24.4 + 12 (n-1)] \text{ ns}$



^{7.} For T_J = 25°C and C_L = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:



AC Electrical Characteristics continued⁶

Rev 1.0 26/11/17

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	LIMITS		UNITS	
	01111202	• 66	GONDINGNO	25°C	85°C	FULL RANGE ⁵	GNIIS
		2.0V		75	95	110	
Maximum Propagation Delay, Qn to Qn+1	t _{PLH} , t _{PHL}	3.0V	$C_L = 50pF,$	60	75	95	ns
(Figure 3,4)	PLH, PHL	4.5V	$t_r = t_f = 6$ ns	15	19	24	113
		6.0V		13	16	20	
Maximum Output		2.0V	2.0V	75	95	110	
Transition Time,	t _{TLH,} t _{THL}	3.0V	$C_L = 50pF,$	27	32	36	ns
any output	CILH, CIHL	4.5V	$t_r = t_f = 6$ ns	15	13	22	113
(Figure 1,4)		6.0V		13		19	
Maximum Input Capacitance	C _{IN}	-	-	10		10	pF
Power Dissipation Capacitance ⁸	C _{PD}	-	$T_A = 25^{\circ}C,$ $V_{CC} = 5.0V$	O,	TYPIC 35		pF

^{8.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \bigvee_{CC} I + I_{CC} V_{CC}$

Timing Requirements⁶

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		UNITS		
I AIVAIVIE I EIV	OTHIBOL	V CC	CONDITIONS	25°C	85°C	FULL RANGE ⁵	ONTO
Minimum Recovery		2.cV		100	125	150	
Time, Reset Inactive to	tore	3.0V	$t_r = t_f = 6$ ns	75	100	120	ns
Clock	t _{rec} C	4.5V	η - η - 0113	20	25	30	
(Figure 2)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	6.0V		17	21	25	
	\wedge	2.0V		75	95	110	
Minimum Pulse Width, Clock (Figure 1)	t_{w}	3.0V	$t_r = t_f = 6$ ns	27	32	36	ns
	r _W	4.5V		15	19	23	115
		6.0V		13	16	19	
		2.0V		75	95	110	
Minimum Pilse Width,	t _w	3.0V	$t_r = t_f = 6$ ns	27	32	36	ns
(Figure 2)	-w	4.5V	प प जाउ	15	19	23	
* `		6.0V		13	16	19	
Maximum Input Rise and Fall Times (Figure 1)		2.0V		1000	1000	1000	
	t _{r,} t _f	3.0V	$t_r = t_f = 6$ ns	800	800	800	ns
	۲, ۲ ا	4.5V	η – η – 0113	500	500	500	113
		6.0V		400	400	400	





Rev 1.0 26/11/17

Switching Waveforms






Figure 1 – Input to Output Propagation Delay & Timing



Qn 50% VCC 7

Figure 3 – Ripple output jiming



^{*} Includes all probe and jig capacitance

Figure 4 - Test Setup

DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

