



# High Speed CMOS Logic – 54HC14

Hex Schmitt-Trigger Inverter Logic IC in bare die form

Rev 1.0  
24/11/17

## Description

The 54HC14 Hex Schmitt-Trigger Inverter is fabricated using a 2.5 $\mu$ m 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device performs the Boolean function  $Y = \bar{A}$  in positive logic. Device inputs are compatible with Standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. Schmitt-Trigger inputs transform slow input rise and fall times into sharply defined jitter-free output signals. Due to the hysteresis voltage of the Schmitt trigger, the 54HC14 is useful in noisy environments.

## Ordering Information

The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.


For further information on LAT process flows see below.

[www.siliconsupplies.com/quality/bare-die-lot-qualification](http://www.siliconsupplies.com/quality/bare-die-lot-qualification)

## Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1 $\mu$ A
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with 54LS14
- Full Military Temperature Range.

## Die Dimensions in $\mu$ m (mils)



## Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- \* Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350 $\mu$ m(14 Mils) – On request
- Assembled into Ceramic Package – On request

## Mechanical Specification

Die Size (Unsawn)	1250 x 1250 49 x 49	$\mu$ m mils
Minimum Bond Pad Size	100 x 100 3.94 x 3.94	$\mu$ m mils
Die Thickness	350 ( $\pm 20$ ) 13.78 ( $\pm 0.79$ )	$\mu$ m mils
Top Metal Composition	Al 1%Si 1.1 $\mu$ m	
Back Metal Composition	N/A – Bare Si	






# High Speed CMOS Logic – 54HC14

Rev 1.0

24/11/17


## Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	1A	0.11	0.345
2	1Y	0.14	0.141
3	2A	0.319	0.141
4	2Y	0.577	0.141
5	3A	0.817	0.141
6	3Y	1.019	0.141
7	GND	1.036	0.47
8	4Y	1.036	0.749
9	4A	1.006	1.007
10	5Y	0.8	1.007
11	5A	0.584	1.007
12	6Y	0.334	1.007
13	6A	0.141	0.969
14	V <sub>CC</sub>	0.14	0.663

CONNECT CHIP BACK TO V<sub>CC</sub> OR FLOAT

## Logic Diagram



## Function Table

INPUTS A	OUTPUT Y
L	H
H	L

H = High level (steady state)  
L = Low level (steady state)



# High Speed CMOS Logic – 54HC14

Rev 1.0

24/11/17

## Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> +0.5	V
DC Output Voltage (Referenced to GND)	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
DC Input Current	I <sub>IN</sub>	±20	mA
DC Output Current, per pad	I <sub>OUT</sub>	±25	mA
DC Supply Current, V <sub>CC</sub> or GND, per pad	I <sub>CC</sub>	±50	mA
Power Dissipation in Still Air <sup>2</sup>	P <sub>D</sub>	750	mW
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

## Recommended Operating Conditions<sup>3</sup> (Voltages Referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V <sub>CC</sub>	2	6	V
DC Input or Output Voltage	V <sub>IN</sub> , V <sub>OUT</sub>	0	V <sub>CC</sub>	V
Operating Temperature Range	T <sub>J</sub>	-55	+125	°C
Input Rise or Fall Times	t <sub>r</sub> , t <sub>f</sub>	V <sub>CC</sub> = 2.0V V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 6.0V	-	No limit* ns

\* When V<sub>IN</sub> = 50% V<sub>CC</sub>, I<sub>CC</sub> > 1mA.

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

## DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Positive-Going Input Threshold Voltage	V <sub>T+</sub> MAX	2.0V	V <sub>OUT</sub> = 0.1V  I <sub>OUT</sub>   ≤ 20µA	1.50	1.50	1.50	V
		3.0V		2.15	2.15	2.15	
		4.5V		3.15	3.15	3.15	
		6.0V		4.20	4.20	4.20	
Minimum Positive-Going Input Threshold Voltage	V <sub>T+</sub> MIN	2.0V	V <sub>OUT</sub> = 0.1V  I <sub>OUT</sub>   ≤ 20µA	1.0	0.95	0.95	V
		3.0V		1.5	1.45	1.45	
		4.5V		2.3	2.25	2.25	
		6.0V		3.0	2.95	2.95	
Maximum Negative-Going Input Threshold Voltage	V <sub>T-</sub> MAX	2.0V	V <sub>OUT</sub> = V <sub>CC</sub> - 0.1V  I <sub>OUT</sub>   ≤ 20µA	0.9	0.95	0.95	V
		3.0V		1.4	1.45	1.45	
		4.5V		2.0	2.05	2.05	
		6.0V		2.6	2.65	2.65	





# High Speed CMOS Logic – 54HC14

Rev 1.0

24/11/17

## DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Minimum Negative-Going Input Threshold Voltage	V <sub>T-MIN</sub>	2.0V	$V_{OUT} = V_{CC}$ -0.1V $ I_{OUT}  \leq 20\mu A$	0.3	0.3	0.3	V
		3.0V		0.5	0.5	0.5	
		4.5V		0.9	0.9	0.9	
		6.0V		1.2	1.2	1.2	
Maximum Hysteresis Voltage <sup>4</sup>	V <sub>H MAX</sub>	2.0V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	1.20	1.20	1.20	V
		3.0V		1.65	1.65	1.65	
		4.5V		2.25	2.25	2.25	
		6.0V		3.00	3.00	3.00	
Minimum Hysteresis Voltage <sup>3</sup>	V <sub>H MIN</sub>	2.0V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{OUT}  \leq 20\mu A$	0.20	0.20	0.20	V
		3.0V		0.25	0.25	0.25	
		4.5V		0.40	0.40	0.40	
		6.0V		0.50	0.50	0.50	
Minimum High-Level Output Voltage	V <sub>OH</sub>	2.0V	$V_{IN} \leq V_{T-MIN}$ $ I_{OUT}  \leq 2.0\mu A$	1.9	1.9	1.9	V
		4.5V		4.4	4.4	4.4	
		6.0V		5.9	5.9	5.9	
		3.0V	$V_{IN} \leq V_{T-MIN}$ $ I_{OUT}  \leq 2.4mA$	2.48	2.34	2.20	V
		4.5V		3.98	3.84	3.70	
		6.0V	$V_{IN} \leq V_{T-MIN}$ $ I_{OUT}  \leq 5.2mA$	5.48	5.34	5.20	V
		2.0V		0.1	0.1	0.1	
Maximum Low-Level Output Voltage	V <sub>OL</sub>	4.5V	$V_{IN} \geq V_{T+ MAX}$ $ I_{OUT}  \leq 20\mu A$	0.1	0.1	0.1	V
		6.0V		0.1	0.1	0.1	
		3.0	$V_{IN} \geq V_{T+ MAX}$ $ I_{OUT}  \leq 2.4mA$	0.26	0.33	0.4	V
		4.5V		0.26	0.33	0.4	
		6.0V	$V_{IN} \geq V_{T+ MAX}$ $ I_{OUT}  \leq 5.2mA$	0.26	0.33	0.4	V
Maximum Input Leakage Current	I <sub>IN</sub>	6.0V	$V_{IN} = V_{CC}$ or GND	±0.1	±1.0	±1.0	µA
Maximum Quiescent Supply Current	I <sub>CC</sub>	6.0V	$V_{IN} = V_{CC}$ or GND, I <sub>OUT</sub> = 0µA	1.0	10	40	µA

4.  $-55^{\circ}C \leq T_J \leq +125^{\circ}C$  5.  $V_{H MIN} > (V_{T+ MAX}) - (V_{T- MIN})$ ;  $V_{H MAX} = (V_{T+ MAX}) + (V_{T- MIN})$ 



# High Speed CMOS Logic – 54HC14

Rev 1.0

24/11/17

## AC Electrical Characteristics<sup>6</sup>

PARAMETER	SYMBOL	V <sub>CC</sub>	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE <sup>4</sup>	
Maximum Propagation Delay, Input A or B to Output Y (Figure 1)	t <sub>PLH</sub> , t <sub>PHL</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	75	95	110	ns
		3.0V		30	40	55	
		4.5V		15	19	23	
		6.0V		13	16	19	
Maximum Transition Time, Any Output (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	2.0V	C <sub>L</sub> = 50pF, t <sub>r</sub> = t <sub>f</sub> = 6ns	75	95	110	ns
		3.0V		27	32	36	
		4.5V		15	19	22	
		6.0V		13	16	19	
Maximum Input Capacitance	C <sub>IN</sub>	-	-	10	10	10	pF
Power Dissipation Capacitance <sup>7</sup>	C <sub>PD</sub>	-	T <sub>J</sub> = 25°C, V <sub>CC</sub> = 5.0V	TYPICAL			pF
				22			

6. Not production tested in die form, characterized by chip design and tested in package LAT.

7. Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> t + I<sub>CC</sub> V<sub>CC</sub>.

## Switching Waveform





Figure 1 – Propagation Delay, Transition Timing

## Test Circuit



\* Includes all probe and jig capacitance

**DISCLAIMER:** The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

**LIFE SUPPORT POLICY:** Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

