

Hex Inverter Gate with Open-Drain Outputs in bare die form

Rev 1.0 22/04/19

Description

The 54HC05 hex inverter gate is fabricated on a 2.5 μ m 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device contains six independent inverters with open-drain outputs and perform the Boolean function Y = \bar{A} . Device outputs can connect with other open-drain outputs to form active LOW wired-OR or active HIGH wired-AND logic functions. Open-drain outputs need pull-up resistors to perform correctly*. Inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K_AT

LAT = Lot Acceptance Test.

For further information on LAT places flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 10 LSTTL Lyads
- Low Input Current: 1µA
- Outputs directly interface CROSNMOS and TTL
- Operating Voltage Range: 2V to 6V
- Function compatible with 54LS05
- High Noise Immunity CMOS process
- Full Military Temperature Range.

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1550 x 1300 61 x 51	μm mils
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	μm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






Rev 1.0 22/04/19

Pad Layout and Functions



PAD	FUNCTION	COORDIN	ATES (μm)
FAD	FUNCTION	Х	ν Υ
1	1A	126	492
2	1Y	136	122
3	2A	432	112
4	21	793	112
5	3A	948	112
6	31	1312	112
7	GND	1312	471
Q ·	4Y	1312	643
	4A	1312	1062
10	5Y	1107	1062
11	5A	747	1062
12	6Y	492	1062
13	6A	126	941
14	V _{CC}	126	747
CON	NECT CHIP BA	CK TO V _{CC} C	R FLOAT

Logic Diagram



Truth Table

INPUTS	OUTPUT
Α	Y
Н	L
L	Z

H = High level (steady state)

L = Low level (steady state)

Z = High-impedance off-state



Rev 1.0 22/04/19

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	Y
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±25	mA
DC Supply Current, V _{CC} or GND	I _{CC}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 (0 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die alach and assembly method.

Recommended Operating Conditions³ (Voltages reperenced to GND)

PARAMETER	SYMBOL		MIN 🖊	MAX	UNITS
Supply Voltage	V _{CC}		1 2	6	V
DC Input or Output Voltage	V _{IN} ,V _{OUT}		0	V_{CC}	V
Operating Temperature Range	TJ		-55	+125	°C
		V _{CC} - 2V	0	1000	
Input Rise or Fall Times	t _r , t _f	V _{3C} = 4.5V	0	500	ns
		V _{CC} 6.0V	0	400	

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT})$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER SYMBOL	SYMBOL	V _{cc} CONDITIONS	LIMITS			UNITS	
	• 66	Tee Sonsinone	25°C	85°C	FULL RANGE⁴	00	
Minimum High-Level Input Voltage		2.0V	V _{OUT} = 0.1V or	1.5	1.5	1.5	
	V _{IH}	4.5V	V _{CC} -0.1V I _{OUT} ≤ 20µA	3.15	3.15	3.15	V
		6.0V		4.2	4.2	4.2	
Maximuma Laur Laval		2.0V	V _{OUT} = 0.1V or	0.5	0.5	0.5	
Maximum Low-Level V Input Voltage	V _{IL}	4.5V	V _{CC} -0.1V	1.35	1.35	1.35	V
		6.0V	I _{OUT} ≤ 20μA	1.8	1.8	1.8	

^{4.} -55°C ≤ T_J ≤ +125°C





Rev 1.0 22/04/19

DC Electrical Characteristics Continued (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	c CONDITIONS		LIM	ITS	UNITS
TAIVAMETER	OTHEOL	• 66	CONDITIONS	25°C	85°C	FULL RANGE⁴	
		2.0V	\/ -\/ a=\/	0.1	0.1	0.1	
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$	0.1	0.1	0.1	
Maximum Low-Level		6.0V	1001 = 20p./ t	0.1	0.1	0.1	
Output Voltage	V _{OL}	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	0.26	0.33	9.40	V
	6.0	6.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$	0.26	0.33	0.40	
Maximum Input Leakage Current	I _{IN}	6.0V	V _{IN} = V _{CC} or GND	±0.1	± 10	±1.0	μA
Maximum Quiescent Supply Leakage Current	I _{CC}	6.0V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	10	10	40	μА
Maximum Three- State Leakage Current	l _{oz}	6.0V	Output in high impedance state, $V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IL}}$ $V_{\text{OUT}} = V_{\text{CC}} \text{ or } \text{CND}$	±0.5	±5	±10	μA

AC Electrical Characteristics⁵

PARAMETER	PARAMETER SYMBOL Vcc	Voc	V _{cc} CONDITIONS	LIMITS			UNITS	
TANAMETER		VCC COLDITIONS	COLDITIONS	25°C	85°C	FULL RANGE⁴	Citii	
Maximum Propagation	2:0V t _{PLH,} t _{PHL} 4:3V 9:0V	2:0V	$C_L = 50pF$,	90	115	135		
Delay, Input A or B to Output Y		t _{PLH} , t _{PHL}	4.70	Input	18	23	27	ns
(Figure 1,2)		0.0V	$t_r = t_f = 6$ ns	15	20	23		
Maximum Output	2.0V 4.5V 6.0V	2.0V	C _L = 50pF,	75	95	110		
Transition Time, Any Output			Input	15	19	22	ns	
(Figure 1,2)			$t_r = t_f = 6$ ns	13	16	19		

Capacitanc

PARAMETER	SYMBOL	V _{cc} CONDITI	CONDITIONS		UNITS		
I AIVABLE LEIV	OTHIBOL	• 66	CONDITIONS	25°C	85°C	FULL RANGE⁴	
Maximum Input Capacitance	C _{IN}	6.0V	-	10	10	10	pF
Maximum Three-State Output Capacitance	C _{OUT}	6.0V	-	10	10	10	pF
Power Dissipation Capacitance Per Buffer ⁶	C _{PD}	5.0V	T _J = 25°C, V _{EE} = 0V	TYPICAL 4		pF	

^{5.} Not production tested in die form, characterized by chip design and tested in package.



^{6.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.



Rev 1.0 22/04/19

Typical Characteristics





Figure 1 – Propagation Delay & Output Transition Time



DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

