

Quad 2-Input NAND Gates with LSTTL compatible inputs in bare die form

Rev 1.0 18/05/21

Description

The 54ACT00 quad 2-input NAND gates is fabricated on a 1.5µm advanced CMOS process combining high speed LSTTL performance with CMOS low power. The device consists of x4 independent 2-input NAND gates performing the Boolean function $\overline{Y}=\overline{A} \cdot B$ or $Y=\overline{A}+\overline{B}$. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are directly compatible with LSTTL outputs. All inputs are protected against ESD and excess voltage transients.

Ordering Information

The following part suffixes apply:

- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K (AT)

LAT = Lot Acceptance Test.

For further information on LAT places flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification


Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Inputs directly accept TTL
- Outputs directly interface CMQS NMOS and TTL
- Outputs Source/Sink 24 m/A
- Low Input Current: 1µ
- Functionally compatible with bipolar 54LS00
- Lower power afternative to bipolar logic
- Full Military Temperature Range

Die Dimensions in µm (mils)



Mechanical Specification


Die Size (Unsawn)	1200 x 1200 47 x 47	μm mils
Minimum Bond Pad Size	120 x 120 4.72 x 4.72	μm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






Rev 1.0 18/05/21

Pad Layout and Functions



PAD	FUNCTION	COORDIN	ATES (µm)
FAD	FUNCTION	Х	Y
1	1A	100	350
2	1B	150	100
3	1Y	480	100
4	21	660	100
5	2E	990	100
6	ZÝ	990	350
C	GND	990	540
8	3Y	990	720
9	3A	990	980
10	3B	660	980
11	4Y	480	980
12	4A	150	980
13	4B	100	720
14	V _{CC}	100	540
CON	NECT CHIP BA	CK TO V _{CC} O	R FLOAT

Logic Diagram



Function Table

INP	OUTPUT				
Α	В	Υ			
L	L	Н			
L	Н	H			
Н	L	H			
Н	Н	L			
H = High level (steady state)					
L = Low level (steady state)					





Absolute Maximum Ratings¹

Rev 1.0 18/05/21

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±50	mA
DC Supply Current, V _{CC} or GND, per pad	I _{CC}	±50	mA
Power Dissipation in Still Air ²	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages Referenced to GND)

			`		,
PARAMETER	SYMBOL	MIN	MAX	UNITS	
DC Supply Voltage	V _{CC}	4.5	5.5	V	
DC Input or Output Voltage		V_{IN} , V_{OUT}	* 0	V _{CC}	V
Operating Temperature Ra	TJ	* -55	+125	°C	
Output current - High	I _{OH}	-	-24	mA	
Output current - Low		-	24	mA	
Input Rise or Fall rate	V _{CC} = 4.5V	ΔΨΔΥ	0	10	ns/V
(V _{IN} from 0.8V to 2V)	V _{CC} = 5.5V	ΔAΔV	0	8	115/V

^{3.} This device contains protection circuitry to guard equal st damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than n aximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND \leq (V_{IN} or V_{OUT}). V_{CC} Urused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SMBOL	V _{cc}	CONDITIONS	LIMITS			UNITS
	O MILDS L	▼CC	CONDITIONS	25°C	85°C	FULL RANGE⁴	0.4110
Minimum High-Level	V	4.5V	$V_{OUT} = 0.1V$	2	2	2	V
Input Voltage V _{IH}	▼ VIH	5.5V	or V _{CC} -0.1V	2	2	2	V
Maximum Low-Lovel	V _{IL}	4.5V	$V_{OUT} = 0.1V$	0.8	8.0	0.8	V
Input Volage	V IL	5.5V	or V _{CC} -0.1V	0.8	8.0	0.8	V
*		4.5V	Ι _{ΟυΤ} = 50μΑ	0.1	0.1	0.1	V
**		5.5V	1001 – 30μΑ	0.1	0.1	0.1	V
Minimum Low-Level	V _{OL}	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	0.36	0.44	0.50	V
Output Voltage	VOL	5.5V	$I_{OL} = 24mA$	0.36	0.44	0.50	V
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^{5,6}$	-	-	1.65	V
	5.5V	$I_{OL} = 50 \text{mA}$	-	-	1.65	\ \ \	

^{4. -55°}C ≤ T_J ≤ +125°C 5. All outputs loaded; thresholds on input associated with output under test. 6. Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75 Ω transmission-line drive capability at 125°C





Rev 1.0 18/05/21

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{CC} CONDITIONS			LIMITS		
	OTHIDOL	▼CC	CONDITIONS	25°C	85°C	FULL RANGE	UNITS
		4.5V	Ι _{ουτ} = 50μΑ	4.4	4.4	4.4	V
Minimum High-Level	V _{OH}	5.5V	1001 – 30μΑ	5.4	5.4	5.4	V
Output Voltage	V OH	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}^5$	3.86	3.76	3.2	V
		5.5V	$I_{OH} = -24mA$	4.86	4.76	4.7	V
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Additional Maximum I _{CC} / Input	ΔI_{CCT}	5.5V	V _{IN} = V _{CC} -2.1V	0.6	1.5	1.6	mA
Minimum Dynamic	I _{OLD}	5.5V	V _{OLD} = 1.65V Max		5	50	mA
Output Current ⁷	I _{OHD}	5.5V	V _{OHD} = 3.85V Min		-75	-50	111/-3
Maximum Quiescent Supply Leakage Current	Icc	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	4	40	80	μА

^{7.} Maximum test duration 2ms, one output loaded at a time.

AC Electrical Characteristics⁸ V_{cc} = 6.0V ±0.5V

PARAMETER	SYMBOL	V _{cc}	CONDITIONS		LIMIT	S	UNITS
17ttottivi ETER	011111502	100	Conditions	25°C	85°C	FULL RANGE⁴	O.U.I.O
Maximum Propagation Delay	t _{PLH}	5.0V	C _L = 50pF, Input	9.0	9.5	10.8	ns
Input A to Output Y (Figure 1)	t _{PHL}	5.6V	tr = tf =3.0ns	7.0	8.0	13.2	110
Maximum Input		5.0V	T _J = 25°C		TYPIC	AL	pF
Capacitance	\bigcirc	0.01	1,5 25 5		4.5		Pi
Power Dissipation	C _{PD}	5.0V	T _J = 25°C,		30		pF
Capacitance	SPD	0.01	C _L = 50pF				Pi

^{8.} Not production tested in discorm, characterized by chip design





Rev 1.0 18/05/21

Switching Waveform





Figure 1 – Propagation delay, Input 4 or B to Output Y



DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

