Silicon Carbide MOSFET

N-Channel Enhancement Mode

For physical chip dimensions please contact engineering@diedevices.com

Vds =	1200 V
Rds(On)(Typ.) =	$30\text{m}\Omega$
D(Tc = 100°C) =	63 A

CONDUCTOR


Features

- G3R[™] Technology with +15 V Gate Drive
- Softer R_{DS(ON)} v/s Temperature Dependency
- LoRing[™] Electromagnetically Optimized Design
- Smaller R_{G(INT)} and Lower Q_G
- Low Device Capacitances (Coss, CRSS)
- Superior Cost-Performance Index
- Robust Body Diode with Low V_F and Low Q_{RR}
- Industry-Leading UIL & Short-Circuit Robustness

Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Reduced Ringing
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Higher System Reliability

Bare Chip



Applications

- Solar Inverters
- Motor Drives
- EV Charging
- High Voltage DC-DC Converters ٠
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

Absolute Maximum Ratings (At T_C = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V _{DS(max)}	V_{GS} = 0 V, I _D = 100 µA	1200	V	
Gate-Source Voltage (Dynamic)	V _{GS(max)}		-10 / +20	V	
Gate-Source Voltage (Static)	V _{GS(op)}	Recommended Operation	-5/+15	٧	
		T _C = 25°C, V _{GS} = -5 / +15 V	83		
Continuous Forward Current	ID	T_{C} = 100°C, V_{GS} = -5 / +15 V	63	А	
		Tc = 135°C, V _{GS} = -5 / +15 V	51		
Pulsed Drain Current	I _{D(pulse)}	t _P ≤ 3µs, D ≤ 1%, V _{GS} = 15 V, Note 1	200	А	
Power Dissipation	PD	T _c = 25°C	420	W	Note 2
Non-Repetitive Avalanche Energy	Eas	L = 2.0 mH, I _{AS} = 22.5 A	498	mJ	
Operating and Storage Temperature	Tj, Tstg		-55 to 200	°C	

Note 1: Pulse Width t_P Limited by T_{i(max)}



Electrical Characteristics (At T_c = 25°C Unless Otherwise Stated)

Devementer	Symbol	Conditions	Values			11	Noto
Parameter		Conditions -	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V _{DSS}	V_{GS} = 0 V, I _D = 100 µA	1200			V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 1200 V, V _{GS} = 0 V		1		μA	
Gate Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = 20 V V_{DS} = 0 V, V_{GS} = -10 V			100 -100	nA	
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = 24.0 mA V_{DS} = V_{GS} , I_D = 24.0 mA, T_j = 200°C	1.8	2.70 2.00		۷	Fig. 9
Transconductance	G fs	$V_{DS} = 10 \text{ V, } I_D = 45 \text{ A}$ $V_{DS} = 10 \text{ V, } I_D = 45 \text{ A, } T_j = 200^{\circ}\text{C}$		21.0 24.0		S	Fig. 4
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} = 15 V, I _D = 45 A V_{GS} = 15 V, I _D = 45 A, T _j = 200°C		30 46	39	mΩ	Fig. 5-8
Input Capacitance	Ciss			3863			Fig. 11
Output Capacitance	Coss			117		pF	
Reverse Transfer Capacitance	Crss			9.4			
Coss Stored Energy	Eoss	V _{DS} = 800 V, V _{GS} = 0 V f = 1 MHz, V _{AC} = 25mV		45		μJ	Fig. 12
Coss Stored Charge	Qoss			170		nC	
Effective Output Capacitance (Energy Related)	C _{o(er)}			140			Nete 2
Effective Output Capacitance (Time Related)	C _{o(tr)}			212		pF	Note 3
Gate-Source Charge	Q _{gs}	V _{DS} = 800 V, V _{GS} = -5 / +15 V		43			
Gate-Drain Charge	Qgd	I _D = 45 A		51		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		118			
Internal Gate Resistance	RG(int)	f = 1 MHz, V _{AC} = 25 mV		1.2		Ω	
Turn-On Switching Energy (Body Diode)	E _{On}	T _j = 25°C; V _{GS} = -5/+15V; R _{G(ext)} = 3 Ω, I _D =		156		1	Fig. 10
Turn-Off Switching Energy (Body Diode)	Eoff	45 A; V _{DD} = 800 V		71		μJ	Fig. 18
Turn-On Delay Time	t _{d(on)}			13			Fig. 20
Rise Time	tr	- V _{DD} = 800 V, V _{GS} = -5/+15V - - R _{G(ext)} = 3 Ω, I _D = 45 A -		11			
Turn-Off Delay Time	t _{d(off)}	- R _{G(ext)} = 3 Ω, ID = 45 A $--$ Timing relative to V _{DS} , Resistive load $-$		9		ns	
Fall Time	t _f			12			

*The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 2: Assuming Rth_{JC(max)} = 0.42°C/W

Note 3: $C_{o(er)}$, a lumped capacitance that gives same stored energy as C_{OSS} while V_{DS} is rising from 0 to 800V.

 $C_{o(tr)}$, a lumped capacitance that gives same charging times as C_{OSS} while V_{DS} is rising from 0 to 800V.


$\begin{array}{l} \mathsf{G3R30MT12}\text{-}\mathsf{CAL} \\ \mathsf{1200}\ \mathsf{V}\ \mathsf{30}\ \mathsf{m}\Omega\ \mathsf{SiC}\ \mathsf{MOSFET} \end{array}$




Reverse Diode Characteristics

Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Тур.	Max.	Unit	Nole
Diode Forward Voltage	V _{SD}	V_{GS} = -5 V, I_{SD} = 22 A		4.7		V Fig.	Fig. 12.14
		V _{GS} = -5 V, I _{SD} = 22 A, T _j = 200°C		4.3			Fig. 13-14
Continuous Diode Forward Current	ls	V _{GS} = -5 V, T _c = 100°C	42			Α	
Diode Pulse Current	IS(pulse)	V _{GS} = -5 V, Note 1		168		А	
Reverse Recovery Time	t _{rr}	 V_{GS} = -5 V, I_{SD} = 45 A, V_R = 800 V dif/dt = 1000 A/μs, T_j = 25°C 		24		ns	
Reverse Recovery Charge	Qrr			159		nC	
Peak Reverse Recovery Current	Irrm			6		А	
Reverse Recovery Time	t _{rr}	V _{GS} = -5 V, I _{SD} = 45 A, V _R = 800 V dif/dt = 1000 A/μs, T _i = 200°C		40		ns	
Reverse Recovery Charge	Qrr			413		nC	
Peak Reverse Recovery Current	Irrm	$u_{11}/u_{1} = 1000 \text{ A/} \mu_{5}, 1_{1} = 200 \text{ C}$		10		Α	


























$\begin{array}{l} \text{G3R30MT12-CAL} \\ \text{1200 V 30 m}\Omega \text{ SiC MOSFET} \end{array}$
















Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

Chip Dimensions

This information is confidential, please contact sales@genesicsemi.com to learn more.

NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.

Complian<u>ce</u>

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links

SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R30MT12-CAL/G3R30MT12-CAL_SPICE.zip
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G3R30MT12-CAL/G3R30MT12-CAL_PLECS.zip
CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R30MT12-CAL/G3R30MT12-CAL_3D.zip
Gate Driver Reference	: https://www.genesicsemi.com/technical-support
Evaluation Boards:	https://www.genesicsemi.com/technical-support
Reliability:	https://www.genesicsemi.com/reliability
Compliance:	https://www.genesicsemi.com/compliance
• Quality Manual:	https://www.genesicsemi.com/quality

Revision History

- Rev 21/Jun: Updated switching time and switching energy data
- Supersedes: Rev 20/Jun, Rev 20/Aug, Rev 21/Jan



www.genesicsemi.com/sic-mosfet/



Rev 21/Jun Copyright© 2021 GeneSiC Semiconductor Inc. All Rights Reserved. Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 13 of 13

