# Silicon Carbide MOSFET

N-Channel Enhancement Mode



For physical chip dimensions please contact <u>engineering@diedevices.com</u>

VDS =	1200 V
RDS(ON)(Typ.) =	20 mΩ
$D(T_{c} = 100^{\circ}C) =$	89 A


### Features

- G3R<sup>™</sup> Technology with +15 V Gate Drive
- Softer R<sub>DS(ON)</sub> v/s Temperature Dependency
- LoRing<sup>™</sup> Electromagnetically Optimized Design
- Smaller R<sub>G(INT)</sub> and Lower Q<sub>G</sub>
- Low Device Capacitances (Coss, CRSS)
- Superior Cost-Performance Index
- Robust Body Diode with Low  $V_{\text{F}}$  and Low  $Q_{\text{RR}}$
- Industry-Leading UIL & Short-Circuit Robustness

### Advantages

- Compatible with Commercial Gate Drivers
- Low Conduction Losses at all Temperatures
- Reduced Ringing
- Faster and More Efficient Switching
- Lesser Switching Spikes and Lower Losses
- Better Power Density and System Efficiency
- Ease of Paralleling without Thermal Runaway
- Higher System Reliability

### **Bare Chip**



### Applications

- Solar Inverters
- Motor Drives
- EV Charging
- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- UPS
- Smart Grid Transmission and Distribution
- Induction Heating and Welding

### Absolute Maximum Ratings (At T<sub>C</sub> = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V <sub>DS(max)</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 100 µA	1200	V	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +20	V	
Gate-Source Voltage (Static)	V <sub>GS(op)</sub>	Recommended Operation	-5/+15	٧	
		T <sub>C</sub> = 25°C, V <sub>GS</sub> = -5 / +15 V	118		
Continuous Forward Current	ID	$T_{C}$ = 100°C, $V_{GS}$ = -5 / +15 V	89	А	
		Tc = 135°C, V <sub>GS</sub> = -5 / +15 V	72		
Pulsed Drain Current	I <sub>D(pulse)</sub>	t <sub>P</sub> ≤ 3µs, D ≤ 1%, V <sub>GS</sub> = 15 V, Note 1	300	А	
Power Dissipation	PD	T <sub>c</sub> = 25°C	575	W	Note 2
Non-Repetitive Avalanche Energy	Eas	L = 1.7 mH, I <sub>AS</sub> = 30.0 A	750	mJ	
Operating and Storage Temperature	Tj, Tstg		-55 to 200	°C	

Note 1: Pulse Width t<sub>P</sub> Limited by T<sub>j(max)</sub>



## Electrical Characteristics (At T<sub>c</sub> = 25°C Unless Otherwise Stated)

Development of	Symbol	Conditions	Values			11	Mata
Parameter			Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 100 µA	1200			V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 V		1		μA	
Gate Source Leakage Current	L	$V_{DS}$ = 0 V, $V_{GS}$ = 20 V			100	) nA	
	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = -10 V			-100		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 35.0 \text{ mA}$	1.8	2.70		V	Fig. 9
	V GS(III)	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 35.0 mA, T <sub>j</sub> = 200°C		2.00		•	
Transconductance	<b>g</b> fs	$V_{DS}$ = 10 V, $I_{D}$ = 60 A		29.2		S	Fig. 4
	913	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 60 A, T <sub>j</sub> = 200°C		33.5			
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS}$ = 15 V, $I_{D}$ = 60 A		20	26	mΩ	Fig. 5-8
	. ,	V <sub>GS</sub> = 15 V, I <sub>D</sub> = 60 A, T <sub>j</sub> = 200°C		31			
Input Capacitance	Ciss			5814			Fig. 11
Output Capacitance	Coss			176		pF	
Reverse Transfer Capacitance	Crss	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V		14.2			
Coss Stored Energy	Eoss			68		μJ	Fig. 12
Coss Stored Charge	Qoss	$f = 1 \text{ MHz}, V_{AC} = 25 \text{mV}$		256		nC	
Effective Output Capacitance (Energy Related)	$C_{o(\text{er})}$			212		<b>ъ</b> Г	Note 3
Effective Output Capacitance (Time Related)	Co(tr)			320		pF	Note 5
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = -5 / +15 V		50			
Gate-Drain Charge	Qgd	I <sub>D</sub> = 60 A		70			Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		180			
Internal Gate Resistance	RG(int)	f = 1 MHz, V <sub>AC</sub> = 25 mV		1.3		Ω	
Turn-On Switching Energy (Body Diode)	E <sub>On</sub>	T <sub>i</sub> = 25°C; V <sub>GS</sub> = -5/+15V; R <sub>G(ext)</sub> = 1 Ω, I <sub>D</sub> =		299			Fig. 18
Turn-Off Switching Energy (Body Diode)	Eoff	60 A; V <sub>DD</sub> = 800 V		154		μJ	
Turn-On Delay Time	t <sub>d(on)</sub>			12			Fig. 20
Rise Time	tr	- V <sub>DD</sub> = 800 V, V <sub>GS</sub> = -5/+15V		16			
Turn-Off Delay Time	t <sub>d(off)</sub>	- R <sub>G(ext)</sub> = 1 Ω, I <sub>D</sub> = 60 A $-Timing relative to VDS, Resistive load$		11		ns	
Fall Time	t <sub>f</sub>			9			

\*The chip technology was characterized up to 200 V/ns. The measured dV/dt was limited by measurement test setup and package.

Note 2: Assuming Rth<sub>JC(max)</sub> = 0.3°C/W

Note 3:  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 800V.

 $C_{o(tr)}$ , a lumped capacitance that gives same charging times as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 800V.


# $\begin{array}{l} \mathsf{G3R20MT12}\text{-}\mathsf{CAL} \\ \mathsf{1200} \ \mathsf{V} \ \mathsf{20} \ \mathsf{m}\Omega \ \mathsf{SiC} \ \mathsf{MOSFET} \end{array}$




### Reverse Diode Characteristics

Parameter	Symbol	Conditions		Values			Note
			Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	V	$V_{GS} = -5 V$ , $I_{SD} = 30 A$ 4.6 $V_{GS} = -5 V$ , $I_{SD} = 30 A$ , $T_j = 200^{\circ}C$ 4.2	4.6		V	Fig. 12.14	
	V <sub>SD</sub>			4.2		v	Fig. 13-14
Continuous Diode Forward Current	ls	V <sub>GS</sub> = -5 V, T <sub>c</sub> = 100°C	59			Α	
Diode Pulse Current	IS(pulse)	V <sub>GS</sub> = -5 V, Note 1		236		А	
Reverse Recovery Time	trr	<ul> <li>V<sub>GS</sub> = -5 V, I<sub>SD</sub> = 60 A, V<sub>R</sub> = 800 V</li> <li>dif/dt = 1000 A/μs, T<sub>j</sub> = 25°C</li> </ul>		35		ns	
Reverse Recovery Charge	Qrr			240		nC	
Peak Reverse Recovery Current	Irrm			14		Α	
Reverse Recovery Time	trr	<ul> <li>V<sub>GS</sub> = -5 V, I<sub>SD</sub> = 60 A, V<sub>R</sub> = 800 V</li> <li>dif/dt = 1000 A/μs, T<sub>i</sub> = 200°C</li> </ul>		58		ns	
Reverse Recovery Charge	Qrr			624		nC	
Peak Reverse Recovery Current	Irrm	$dif/dt = 1000 \text{ A/ }\mu\text{s}, 1_{\text{J}} = 200 \text{ C}$		22		Α	


























# $\begin{array}{l} \text{G3R20MT12-CAL} \\ \text{1200 V 20 } \text{m}\Omega \text{ SiC MOSFET} \end{array}$
















### Mechanical Parameters

This information is confidential, please contact sales@genesicsemi.com to learn more.

### **Chip Dimensions**

This information is confidential, please contact sales@genesicsemi.com to learn more.

NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.

### Compliance

#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

#### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

### **Related Links**

SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R20MT12-CAL/G3R20MT12-CAL_SPICE.zip		
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G3R20MT12-CAL/G3R20MT12-CAL_PLECS.zip		
CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R20MT12-CAL/G3R20MT12-CAL_3D.zip		
<ul> <li>Gate Driver Reference: https://www.genesicsemi.com/technical-support</li> </ul>			
• Evaluation Boards:	https://www.genesicsemi.com/technical-support		
Reliability:	https://www.genesicsemi.com/reliability		
Compliance:	https://www.genesicsemi.com/compliance		
• Quality Manual:	https://www.genesicsemi.com/quality		

### **Revision History**

- Rev 21/Jun: Updated switching time and switching energy data
- Supersedes: Rev 20/Jun, Rev 20/Aug, Rev 21/Jan



## www.genesicsemi.com/sic-mosfet/



Rev 21/Jun Copyright© 2021 GeneSiC Semiconductor Inc. All Rights Reserved.

