## Silicon Carbide MOSFET with Integrated Schottky Diode

N-Channel Enhancement Mode


For physical chip				
dimensions please contact				
engineering@diedevices.com				

VDS =	6500 V
RDS(ON)(Typ.) =	325 mΩ
D (Tc = 115°C) =	10 A

#### Features

- G2R<sup>™</sup> Technology +20 V / -5 V Gate Drive
- Superior Q<sub>G</sub> x R<sub>DS(ON)</sub> Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Integrated Schottky Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures

### Bare Chip



## Advantages

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capability
- Superior Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

## Applications

- High Voltage Converters
- Smart Grid and HVDC
- Traction
- Pulsed Power

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V <sub>DS(max)</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 100 µA	6500	٧	
Gate-Source Voltage (Dynamic)	V <sub>GS(max)</sub>		-10 / +25	٧	
Gate-Source Voltage (Static)	V <sub>GS(op)</sub>	Recommended Operation	-5 / +20	V	
		T <sub>C</sub> = 25°C, V <sub>GS</sub> = -5 / +20 V	15		
Continuous Forward Current	ID	T <sub>C</sub> = 100°C, V <sub>GS</sub> = -5 / +20 V	11	А	Note. 2
		Tc = 135°C, V <sub>GS</sub> = -5 / +20 V	8		
Power Dissipation	PD	T <sub>c</sub> = 25°C	315	W	Note. 2
Operating and Storage Temperature	T <sub>i</sub> , T <sub>sta</sub>		-55 to 175	°C	

Note 1: Pulse Width t<sub>P</sub> Limited by T<sub>j(max)</sub>

Note 2: Assuming Rth<sub>JC(max)</sub> = 0.48°C/W(insulated base-plate package)



# $\begin{array}{l} G2R325MS65\text{-}CAL\\ 6500\ V\ 325\ m\Omega\ SiC\ MOSFET \end{array}$




Devementer	Cumb al	O an disiana	Values		11	Note	
Parameter	Symbol	Conditions	Min.	Typ. Max.		Unit	Note
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 100 µA	6500			V	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 6500 V, V <sub>GS</sub> = 0 V		1		μA	
Gate Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 25 V V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -10 V			100 -100	nA	
Gate Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 6.0 mA V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 6.0 mA, T <sub>j</sub> = 175°C		2.7 1.71	-	۷	Fig. 9
Transconductance	<b>g</b> fs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 A V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 A, T <sub>j</sub> = 175°C		2.5 2.6		S	Fig. 4
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 20 V, I <sub>D</sub> = 5 A V <sub>GS</sub> = 20 V, I <sub>D</sub> = 5 A, T <sub>j</sub> = 175°C		325 1080	406	mΩ	Fig. 5-8
Input Capacitance	Ciss			3395			
Output Capacitance	Coss		<u>80</u> 12.7			pF	Fig. 10
Reverse Transfer Capacitance	Crss	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V f = 1 MHz, V <sub>AC</sub> = 25mV			-		
Coss Stored Energy	Eoss			31		μJ	Fig. 11
Coss Stored Charge	Q <sub>oss</sub>			110		nC	
Internal Gate Resistance	R <sub>G(int)</sub>	f = 1 MHz, V <sub>AC</sub> = 25 mV		2		Ω	

**Reverse Diode Characteristics** 


Daramatar	Symbol	Conditions	Values			- Unit	Note
Parameter Symbo		Conditions	Min.	Тур.	Max.	Unit	Note
Diada Conward Valtage	Mar	$V_{GS} = -5 V, I_{SD} = 5 A$		3.3	V		Fig.
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = -5 V, I <sub>SD</sub> = 5 A, T <sub>j</sub> = 175°C		4.3		v	12-13






Sep. 20 Rev 1






Sep. 20 Rev 1









Sep. 20 Rev 1



## **Mechanical Parameters**

This information is **confidential**, please contact **<u>sales@genesicsemi.com</u>** to learn more.

#### **Chip Dimensions**

This information is confidential, please contact sales@genesicsemi.com to learn more.

#### NOTE

1. CONTROLLED DIMENSION IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



#### Compliance

#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

#### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

#### Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links						
SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G2R325MS65-CAL/G2R325MS65-CAL_SPICE.zip					
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G2R325MS65-CAL/G2R325MS65-CAL_PLECS.zip					
CAD Models:	https://www.genesicsemi.com/sic-mosfet/G2R325MS65-CAL/G2R325MS65-CAL_3D.zip					
Gate Driver Reference	Gate Driver Reference: https://www.genesicsemi.com/technical-support					
• Evaluation Boards:	https://www.genesicsemi.com/technical-support					
Reliability:	https://www.genesicsemi.com/reliability					
Compliance:	https://www.genesicsemi.com/compliance					
• Quality Manual:	https://www.genesicsemi.com/quality					

Revision History								
	Date	Revision	Comments	Supersedes				
	Sep. 28, 2020	Rev 1	Initial Release					



## www.genesicsemi.com/sic-mosfet/



Sep. 20 Rev 1 Copyright© 2020 GeneSiC Semiconductor Inc. All Rights Reserved. Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 8 of 8